From WikiChip
Editing nec/vector engine
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 47: | Line 47: | ||
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable tc3 tc4 | + | <table class="comptable sortable tc3 tc4"> |
− | {{comp table header|main| | + | {{comp table header|main|6:List of Vector Engine Type 10 Processors}} |
− | {{comp table header|main| | + | {{comp table header|main|4:Vector Processor|2:HBM2}} |
− | {{comp table header|cols|Launched|Cores | + | {{comp table header|cols|Launched|Cores|%Frequency|Cache|Memory|Bandwidth}} |
{{#ask: [[Category:microprocessor models by nec]] [[microarchitecture::SX-Aurora]] [[series::Type 10]] | {{#ask: [[Category:microprocessor models by nec]] [[microarchitecture::SX-Aurora]] [[series::Type 10]] | ||
|?full page name | |?full page name | ||
Line 56: | Line 56: | ||
|?first launched | |?first launched | ||
|?core count | |?core count | ||
+ | |?base frequency#GHz | ||
|?l3$ size | |?l3$ size | ||
− | |||
− | |||
|?max memory#GiB | |?max memory#GiB | ||
|?max memory bandwidth#GB/s | |?max memory bandwidth#GB/s | ||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=8 |
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
Line 78: | Line 77: | ||
* '''HBM''' 4-Hi (1 TB/s) / 8-Hi (1.35 TB/s) [[HBM2]] | * '''HBM''' 4-Hi (1 TB/s) / 8-Hi (1.35 TB/s) [[HBM2]] | ||
* '''Perf''' 2.150-2.433 [[teraFLOPS]] | * '''Perf''' 2.150-2.433 [[teraFLOPS]] | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
=== Type 20 === | === Type 20 === | ||
Line 116: | Line 84: | ||
=== Type 30 === | === Type 30 === | ||
Type 30 is planned for the 2022 timeframe. NEC says Type 30 will feature a new architecture as well as higher memory bandwidth and higher core count and frequency. | Type 30 is planned for the 2022 timeframe. NEC says Type 30 will feature a new architecture as well as higher memory bandwidth and higher core count and frequency. | ||
− | + | ||
== See also == | == See also == | ||
* [[vector processors]] | * [[vector processors]] |
Facts about "Vector Engine (VE) - NEC"
designer | NEC + |
first announced | 2017 + |
full page name | nec/vector engine + |
instance of | integrated circuit family + |
main designer | NEC + |
manufacturer | TSMC + |
microarchitecture | SX-Aurora + |
name | NEC Vector Engine + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |