From WikiChip
Editing nec/vector engine
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 30: | Line 30: | ||
== Members == | == Members == | ||
=== Type 10 === | === Type 10 === | ||
− | + | {{see also|nec/microarchitectures/sx-aurora|SX-Aurora}} | |
− | {{see also|nec/microarchitectures/sx-aurora| | ||
Vector Engine Type 10 (VE10) are first-generation Vector Engines. Those processors are based on the {{nec|SX-Aurora|l=arch}} microarchitecture and are fabricated on [[TSMC]] [[16 nm process]]. Type 10 features eight vector cores along with six [[HBM2]] stacks. | Vector Engine Type 10 (VE10) are first-generation Vector Engines. Those processors are based on the {{nec|SX-Aurora|l=arch}} microarchitecture and are fabricated on [[TSMC]] [[16 nm process]]. Type 10 features eight vector cores along with six [[HBM2]] stacks. | ||
− | * | + | * ''Proc''' [[16 nm process]] |
* '''Mem''' 24 GiB / 48 GiB | * '''Mem''' 24 GiB / 48 GiB | ||
* '''HBM''' 4-Hi (750 GB/s) / 8-Hi (1.2 TB/s) [[HBM2]] | * '''HBM''' 4-Hi (750 GB/s) / 8-Hi (1.2 TB/s) [[HBM2]] | ||
* '''Perf''' 2.150-2.458 [[teraFLOPS]] | * '''Perf''' 2.150-2.458 [[teraFLOPS]] | ||
− | + | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== See also == | == See also == | ||
* [[vector processors]] | * [[vector processors]] |
Facts about "Vector Engine (VE) - NEC"
designer | NEC + |
first announced | 2017 + |
full page name | nec/vector engine + |
instance of | integrated circuit family + |
main designer | NEC + |
manufacturer | TSMC + |
microarchitecture | SX-Aurora + |
name | NEC Vector Engine + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |