From WikiChip
Editing movidius/microarchitectures/shave v3.0
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 19: | Line 19: | ||
}} | }} | ||
'''Fragrak''' or '''Streaming Hybrid Architecture Vector Engine v3.0''' ('''SHAVE v3.0''') is an accelerator microarchitecture designed by [[Movidius]] for their vision processors, serving as a successor to the {{\\|SHAVE v2.0}}. SHAVE-based products are branded as the {{movidius|Myriad|Myriad 2}} family of vision processors. | '''Fragrak''' or '''Streaming Hybrid Architecture Vector Engine v3.0''' ('''SHAVE v3.0''') is an accelerator microarchitecture designed by [[Movidius]] for their vision processors, serving as a successor to the {{\\|SHAVE v2.0}}. SHAVE-based products are branded as the {{movidius|Myriad|Myriad 2}} family of vision processors. | ||
− | |||
− | |||
− | |||
== Process Technology == | == Process Technology == | ||
Line 31: | Line 28: | ||
=== Key changes from {{\\|SHAVE v2.0}} === | === Key changes from {{\\|SHAVE v2.0}} === | ||
* [[28 nm process]] (from [[65 nm]]) | * [[28 nm process]] (from [[65 nm]]) | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
* [[LEON4]] [[SPARC]] core (from [[LEON3]]) | * [[LEON4]] [[SPARC]] core (from [[LEON3]]) | ||
* Added support for [[OpenCL]] | * Added support for [[OpenCL]] | ||
− | + | * 12 SHAVE cores (from 8) | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | * | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
codename | SHAVE v3.0 + |
designer | Movidius + |
first launched | 2014 + |
full page name | movidius/microarchitectures/shave v3.0 + |
instance of | microarchitecture + |
instruction set architecture | SHAVE + and SPARC v8 + |
manufacturer | TSMC + |
name | SHAVE v3.0 + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |