From WikiChip
Editing mediatek/helio/p65
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Facts about "Helio P65 - MediaTek"
base frequency | 2,000 MHz (2 GHz, 2,000,000 kHz) + |
core count | 8 + |
core name | Cortex-A75 + and Cortex-A55 + |
designer | MediaTek + and ARM Holdings + |
family | Helio + |
first announced | June 25, 2019 + |
first launched | June 25, 2019 + |
full page name | mediatek/helio/p65 + |
has ecc memory support | false + |
instance of | microprocessor + |
integrated gpu | Mali-G52 + |
integrated gpu base frequency | 820 MHz (0.82 GHz, 820,000 KHz) + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 2 + |
isa | ARMv8.2 + |
isa family | ARM + |
ldate | June 25, 2019 + |
main image | + |
manufacturer | TSMC + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) + |
max memory bandwidth | 13.41 GiB/s (13,731.84 MiB/s, 14.399 GB/s, 14,398.878 MB/s, 0.0131 TiB/s, 0.0144 TB/s) + |
max memory channels | 2 + |
microarchitecture | Cortex-A75 + and Cortex-A55 + |
model number | P65 + |
name | Helio P65 + |
process | 12 nm (0.012 μm, 1.2e-5 mm) + |
series | Helio P + |
smp max ways | 1 + |
supported memory type | LPDDR3-1866 + and LPDDR4X-3600 + |
technology | CMOS + |
thread count | 8 + |
used by | Vivo S1 +, Vivo Y7s +, Vivo Y19 +, Vivo V17 Neo + and Samsung A31 + |
word size | 64 bit (8 octets, 16 nibbles) + |