From WikiChip
Editing mediatek/helio/p30
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 26: | Line 26: | ||
|max memory=6 GiB | |max memory=6 GiB | ||
}} | }} | ||
− | '''Helio P30''' is a mid-range performance {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] set to launch in late [[2017]]. This SoC, which is fabricated on [[TSMC]]'s [[16 nm process]], incorporates eight {{armh|Cortex-A53|l=arch}} cores with four [[little cores]] operating at up to 1.65 GHz and four [[big cores]] operating at up to 2.3 GHz. The Helio | + | '''Helio P30''' is a mid-range performance {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] set to launch in late [[2017]]. This SoC, which is fabricated on [[TSMC]]'s [[16 nm process]], incorporates eight {{armh|Cortex-A53|l=arch}} cores with four [[little cores]] operating at up to 1.65 GHz and four [[big cores]] operating at up to 2.3 GHz. The Helio P23 supports up to 6 GiB of dual-channel LPDDR4X-3200 memory and incorporates a modem supporting [[LTE]] User Equipment (UE) category 7 (DL)/13 (UL). |
Facts about "Helio P30 - MediaTek"