From WikiChip
Editing mediatek/helio/mt6757
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{mediatek title|Helio P20 (MT6757)}} | {{mediatek title|Helio P20 (MT6757)}} | ||
− | {{ | + | {{mpu |
− | |name=Helio P20 | + | | future = Yes |
− | |no image= | + | | name = MediaTek Helio P20 |
− | |designer=MediaTek | + | | no image = yes |
− | |designer 2=ARM Holdings | + | | image = |
− | |manufacturer=TSMC | + | | image size = |
− | |model number=P20 | + | | caption = |
− | |part number=MT6757 | + | | designer = MediaTek |
− | |part number 2=MTK6757 | + | | designer 2 = ARM Holdings |
− | |market=Mobile | + | | manufacturer = TSMC |
− | |market 2=Embedded | + | | model number = Helio P20 |
− | |first announced=September 22, 2016 | + | | part number = MT6757 |
− | |first launched= | + | | part number 2 = MTK6757 |
− | |family=Helio | + | | market = Mobile |
− | |series=Helio P | + | | market 2 = Embedded |
− | |frequency=2,300 MHz | + | | first announced = September 22, 2016 |
− | |bus type=AMBA 4 AXI | + | | first launched = 2017 |
− | | | + | | last order = |
− | |isa family=ARM | + | | last shipment = |
− | |microarch=Cortex-A53 | + | | release price = |
− | |core name=Cortex-A53 | + | |
− | |process=16 nm | + | | family = Helio |
− | |technology=CMOS | + | | series = Helio P |
− | |word size=64 bit | + | | locked = |
− | |core count=8 | + | | frequency = 2,300 MHz |
− | |thread count=8 | + | | frequency 2 = |
− | |max cpus=1 | + | | bus type = AMBA 4 AXI |
− | |max memory= | + | | bus speed = |
+ | | bus rate = | ||
+ | | bus links = | ||
+ | | clock multiplier = | ||
+ | |||
+ | | isa family = ARM | ||
+ | | isa = ARMv8 | ||
+ | | microarch = Cortex-A53 | ||
+ | | platform = | ||
+ | | chipset = | ||
+ | | core name = Cortex-A53 | ||
+ | | core family = | ||
+ | | core model = | ||
+ | | core stepping = | ||
+ | | process = 16 nm | ||
+ | | transistors = | ||
+ | | technology = CMOS | ||
+ | | die area = <!-- XX mm² --> | ||
+ | | die width = | ||
+ | | die length = | ||
+ | | word size = 64 bit | ||
+ | | core count = 8 | ||
+ | | thread count = 8 | ||
+ | | max cpus = 1 | ||
+ | | max memory = 4 GiB | ||
+ | |||
+ | | electrical = | ||
+ | | power = | ||
+ | | v core = | ||
+ | | v core tolerance = | ||
+ | | v io = | ||
+ | | v io 2 = | ||
+ | | v io 3 = | ||
+ | | sdp = | ||
+ | | tdp = | ||
+ | | tdp typical = | ||
+ | | ctdp down = | ||
+ | | ctdp down frequency = | ||
+ | | ctdp up = | ||
+ | | ctdp up frequency = | ||
+ | | temp min = | ||
+ | | temp max = | ||
+ | | tjunc min = | ||
+ | | tjunc max = | ||
+ | | tcase min = | ||
+ | | tcase max = | ||
+ | | tstorage min = <!-- °C --> | ||
+ | | tstorage max = | ||
+ | | tambient min = | ||
+ | | tambient max = | ||
+ | |||
+ | | packaging = | ||
+ | | package 0 = | ||
+ | | package 0 type = | ||
+ | | package 0 pins = | ||
+ | | package 0 pitch = | ||
+ | | package 0 width = | ||
+ | | package 0 length = | ||
+ | | package 0 height = | ||
}} | }} | ||
− | '''Helio P20''' ('''MT6757''') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and launched in | + | '''Helio P20''' ('''MT6757''') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and set to be launched in [[2017]]. This SoC, which incorporates eight {{armh|Cortex-A53|l=arch}} cores and is manufactured on [[TSMC]]'s [[16 nm process]], operates at up to 2.3 GHz and supports dual-channel LPDDR4-1600. This chip incorporates the {{imgtec|Mali-T880}} [[IGP]] operating at 900 MHz. This SoC has a modem supporting [[LTE]] User Equipment (UE) category 6. |
+ | |||
+ | |||
+ | {{unknown features}} | ||
== Cache == | == Cache == | ||
{{main|arm holdings/microarchitectures/cortex-a53#Memory_Hierarchy|l1=Cortex-A53 § Cache}} | {{main|arm holdings/microarchitectures/cortex-a53#Memory_Hierarchy|l1=Cortex-A53 § Cache}} | ||
{{cache size | {{cache size | ||
− | |l1 cache=512 KiB | + | |l1 cache = 512 KiB |
|l1i cache=256 KiB | |l1i cache=256 KiB | ||
|l1i break=8x32 KiB | |l1i break=8x32 KiB | ||
Line 48: | Line 109: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type= | + | |type=LPDDR3-933 |
+ | |type 2=LPDDR4-1600 | ||
|ecc=No | |ecc=No | ||
− | |max mem= | + | |max mem=4 GiB |
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
− | |||
|max bandwidth=23.84 GiB/s | |max bandwidth=23.84 GiB/s | ||
|bandwidth schan=11.92 GiB/s | |bandwidth schan=11.92 GiB/s | ||
Line 127: | Line 188: | ||
== Utilizing devices == | == Utilizing devices == | ||
− | + | <!-- | |
− | * [[used by:: | + | * [[used by::xxxxxxxxxxxxxxxx]] |
− | * [[used by:: | + | * [[used by::xxxxxxxxxxxxxxxx]] |
− | + | --> | |
− | + | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | {expand list}} | + | {{expand list}} |
Facts about "Helio P20 (MT6757) - MediaTek"
base frequency | 2,300 MHz (2.3 GHz, 2,300,000 kHz) + |
bus type | AMBA 4 AXI + |
core count | 8 + |
core name | Cortex-A53 + |
designer | MediaTek + and ARM Holdings + |
family | Helio + |
first announced | September 22, 2016 + |
first launched | November 2016 + |
full page name | mediatek/helio/mt6757 + |
has 2g support | true + |
has 3g support | true + |
has 4g support | true + |
has csd support | true + |
has dc-hsdpa support | true + |
has e-utran support | true + |
has ecc memory support | false + |
has edge support | true + |
has gprs support | true + |
has gsm support | true + |
has hsupa support | true + |
has lte advanced support | true + |
has td-scdma support | true + |
has umts support | true + |
instance of | microprocessor + |
integrated gpu | Mali-T880 + |
integrated gpu base frequency | 900 MHz (0.9 GHz, 900,000 KHz) + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 2 + |
isa | ARMv8 + |
isa family | ARM + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 4-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
ldate | November 2016 + |
manufacturer | TSMC + |
market segment | Mobile + and Embedded + |
max cpu count | 1 + |
max memory | 6,144 MiB (6,291,456 KiB, 6,442,450,944 B, 6 GiB, 0.00586 TiB) + |
max memory bandwidth | 23.84 GiB/s (24,412.16 MiB/s, 25.598 GB/s, 25,598.005 MB/s, 0.0233 TiB/s, 0.0256 TB/s) + |
max memory channels | 2 + |
microarchitecture | Cortex-A53 + |
model number | P20 + |
name | Helio P20 + |
part number | MT6757 + and MTK6757 + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |
series | Helio P + |
smp max ways | 1 + |
supported memory type | LPDDR4X-3200 + |
technology | CMOS + |
thread count | 8 + |
used by | Alcatel Idol 5S +, Blackview BV9000 PRO +, Elephone P20 +, Elephone Z1 +, InnJoo Pro 2 +, Meizu E2 +, Meizu X +, Sony Xperia XA1 +, Sony Xperia XA1 Ultra +, UMiDIGI S +, UMiDIGI Z1 +, UMi Plus Extreme +, Samsung On Max +, MEIIGOO M1 +, CAT S41 +, Sony Xperia XA1 Plus +, Maze Alpha +, UMiDIGI Z1 Pro +, Samsung J7 max +, Doogee S60 +, Lenovo K8 +, Samsung J7+ +, Vernee MIX 2 +, Bluboo S1 +, Maze Alpha X +, Gome K1 +, Vargo VX3 + and Blackview BV8000 PRO + |
user equipment category | 6 + |
word size | 64 bit (8 octets, 16 nibbles) + |