From WikiChip
Editing loongson/godson 2/2g

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{loongson title|Godson-2G}}
 
{{loongson title|Godson-2G}}
{{chip
+
{{mpu
 
| name                = Godson-2G
 
| name                = Godson-2G
 
| image              = godson-2g.jpg
 
| image              = godson-2g.jpg
Line 9: Line 9:
 
| model number        = 2G
 
| model number        = 2G
 
| part number        =  
 
| part number        =  
| part number 2       =  
+
| part number 1       =  
 
| market              = Desktop
 
| market              = Desktop
 
| first announced    = April, 2009
 
| first announced    = April, 2009
Line 23: Line 23:
 
| frequency 2        =  
 
| frequency 2        =  
 
| frequency N        =  
 
| frequency N        =  
| bus type            = HyperTransport 1.0
+
| bus type            = <!-- (Property::bus type) -->
| bus speed          = 400 MHz
+
| bus speed          = <!-- (Property::bus speed) -->
| bus rate            =  
+
| bus rate            = <!-- (Property::bus rate) -->
| bus links          =  
+
| bus links          = <!-- ?x bus rate -->
| clock multiplier    = 2.5
+
| clock multiplier    =
  
 
| isa family          = MIPS
 
| isa family          = MIPS
Line 50: Line 50:
 
| max memory          =  
 
| max memory          =  
  
 
+
| electrical          = Yes
| power              = 3 W
+
| power              = 4 W
 
| v core              =  
 
| v core              =  
 
| v core tolerance    = <!-- OR ... -->
 
| v core tolerance    = <!-- OR ... -->
Line 79: Line 79:
  
 
| packaging          = Yes
 
| packaging          = Yes
| package 0          = FCBGA-741
+
| package 0          = FCBGA-888
 
| package 0 type      = FCBGA
 
| package 0 type      = FCBGA
| package 0 pins      = 741
+
| package 0 pins      = 888
 
| package 0 pitch    =  
 
| package 0 pitch    =  
| package 0 width    = 31 mm
+
| package 0 width    =  
| package 0 length    = 31 mm
+
| package 0 length    =  
 
| package 0 height    =  
 
| package 0 height    =  
| socket 0            = BGA-741
+
| socket 0            = BGA-888
 
| socket 0 type      = BGA
 
| socket 0 type      = BGA
 
}}
 
}}
'''Godson-2G''' ('''龙芯2G''') is a {{arch|64}} [[MIPS]] performance processor developed by [[Institute of Computing Technology of the Chinese Academy of Sciences|ICT]] and later [[Loongson]] for desktop computers. Introduced in late-[[2010]], the Godson-2G operates at up to 1 GHz consuming up to 3 W. This chip was manufactured on [[STMicroelectronics]]' [[65 nm process]].
+
'''Godson-2G''' is a {{arch|64}} [[MIPS]] performance processor developed by [[Institute of Computing Technology of the Chinese Academy of Sciences|ICT]] and later [[Loongson]] for desktop computers. Introduced in late-[[2010]], the Godson-2G operates at up to 1 GHz consuming up to 4 W. This chip was manufactured on [[STMicroelectronics]]' [[65 nm process]].
 
 
This specific models incorporates a considerably larger [[2nd level cache]] compared to the rest of the {{\\\|Godson 2}} family along with an extended number of additional interfaces in a relatively large package. The Godson-2G integrates the majority of the [[southbridge]] on-die.
 
 
 
== Cache ==
 
{{main|loongson/microarchitectures/GS464#Memory_Hierarchy|l1=GS464 § Cache}}
 
{{cache size
 
|l1 cache=128 KiB
 
|l1i cache=64 KiB
 
|l1i break=1x64 KiB
 
|l1i desc=4-way set associative
 
|l1d cache=64 KiB
 
|l1d break=1x64 KiB
 
|l1d desc=4-way set associative
 
|l1d policy=
 
|l2 cache=1 MiB
 
|l2 break=1x1 MiB
 
|l2 desc=4-way set associative
 
|l2 policy=
 
}}
 
 
 
== Memory controller ==
 
{{memory controller
 
|type=DDR3-800
 
|ecc=Yes
 
|max mem=4 GiB
 
|controllers=1
 
|channels=1
 
|max bandwidth=11.92 GiB/s
 
|bandwidth schan=11.92 GiB/s
 
}}
 
 
 
== Expansions ==
 
This chip has integrated [[HyperTransport]] 1.0 operating at 400 MHz.
 
{{expansions
 
|pci width  = 32 bit
 
|pci clock = 66 MHz
 
|pcix width = 32 bit
 
|pcix clock = 133 MHz
 
|lpc revision=1.1
 
}}
 
  
 
== Die Shot ==
 
== Die Shot ==
Line 139: Line 99:
 
== References ==
 
== References ==
 
* Zhao, Ji-Ye, et al. "Physical Design Methodology for Godson-2G Microprocessor." Journal of Computer Science and Technology 25.2 (2010): 225-231.
 
* Zhao, Ji-Ye, et al. "Physical Design Methodology for Godson-2G Microprocessor." Journal of Computer Science and Technology 25.2 (2010): 225-231.
* Weiwu Hu, Yunji Chen. "GS464V: A High-Performance Low-Power XPU with 512-Bit Vector Extension". HotChips 22 (2010).
 
* Loongson Technology, "龙芯芯片产品技术白皮书" ("Godson chip product technology white paper")
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Facts about "Godson-2G - Loongson"
base frequency1,000 MHz (1 GHz, 1,000,000 kHz) +
bus speed400 MHz (0.4 GHz, 400,000 kHz) +
bus typeHyperTransport 1.0 +
clock multiplier2.5 +
core count1 +
core nameGS464 +
designerLoongson +
die area53.54 mm² (0.083 in², 0.535 cm², 53,540,000 µm²) +
familyGodson 2 +
first announcedApril 2009 +
first launchedNovember 2010 +
full page nameloongson/godson 2/2g +
has ecc memory supporttrue +
instance ofmicroprocessor +
isaMIPS64 +
isa familyMIPS +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description4-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description4-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
ldateNovember 2010 +
main imageFile:godson-2g.jpg +
main image captionGodson-2G chip +
manufacturerSTMicroelectronics +
market segmentDesktop +
max cpu count1 +
max memory bandwidth11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) +
max memory channels1 +
microarchitectureGS464 +
model number2G +
nameGodson-2G +
power dissipation3 W (3,000 mW, 0.00402 hp, 0.003 kW) +
process65 nm (0.065 μm, 6.5e-5 mm) +
seriesGodson 2 +
smp max ways1 +
supported memory typeDDR3-800 +
technologyCMOS +
thread count1 +
transistor count100,000,000 +
word size64 bit (8 octets, 16 nibbles) +