Editing intel/xeon silver/4214

{{intel title|Xeon Silver 4214}}
{{chip
|name=Xeon Silver 4214
|image=cascade lake sp (front).png
|designer=Intel
|manufacturer=Intel
|model number=4214
|part number=CD8069504212601
|part number 2=BX806954214
|s-spec=SRFB9
|s-spec qs=QRG6
|market=Server
|first announced=April 2, 2019
|first launched=April 2, 2019
|release price (tray)=$694.00
|release price (box)=$704.00
|family=Xeon Silver
|series=4200
|locked=Yes
|frequency=2,200 MHz
|turbo frequency1=3,200 MHz
|clock multiplier=22
|isa=x86-64
|isa family=x86
|microarch=Cascade Lake
|platform=Purley
|chipset=Lewisburg
|core name=Cascade Lake SP
|core family=6
|core stepping=L0
|core stepping 2=L1
|process=14 nm
|technology=CMOS
|word size=64 bit
|core count=12
|thread count=24
|max memory=1 TiB
|max cpus=2
|smp interconnect=UPI
|smp interconnect links=2
|smp interconnect rate=9.6 GT/s
|tdp=85 W
|tcase min=0 °C
|tcase max=77 °C
|package name 1=intel,fclga_3647
|predecessor=Xeon Silver 4114
|predecessor link=intel/xeon silver/4114
}}
'''Xeon Silver 4214''' is a {{arch|64}} [[dodeca-core]] [[x86]] mid-range performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Silver 4214 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports dual-way multiprocessing, sports one {{x86|AVX-512}} [[FMA]] units as well as two {{intel|Ultra Path Interconnect|UPI}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2400 memory, operates at 2.2 GHz with a TDP of 85 W and features a {{intel|turbo boost}} frequency of up to 3.2 GHz.


== Cache ==
{{main|intel/microarchitectures/cascade lake#Memory_Hierarchy|l1=Cascade Lake § Cache}}
{{cache size
|l1 cache=768 KiB
|l1i cache=384 KiB
|l1i break=12x32 KiB
|l1i desc=8-way set associative
|l1d cache=384 KiB
|l1d break=12x32 KiB
|l1d desc=8-way set associative
|l1d policy=write-back
|l2 cache=12 MiB
|l2 break=12x1 MiB
|l2 desc=16-way set associative
|l2 policy=write-back
|l3 cache=16.5 MiB
|l3 break=12x1.375 MiB
|l3 desc=11-way set associative
|l3 policy=write-back
}}

== Memory controller ==
{{memory controller
|type=DDR4-2400
|ecc=Yes
|max mem=1 TiB
|controllers=2
|channels=6
|max bandwidth=107.3 GiB/s
|bandwidth schan=17.88 GiB/s
|bandwidth dchan=35.76 GiB/s
|bandwidth qchan=71.53 GiB/s
|bandwidth hchan=107.3 GiB/s
}}

== Expansions ==
{{expansions main
|
{{expansions entry
|type=PCIe
|pcie revision=3.0
|pcie lanes=48
|pcie config=1x16
|pcie config 2=x8
|pcie config 3=x4
}}
}}

== Features == 
{{x86 features
|real=Yes
|protected=Yes
|smm=Yes
|fpu=Yes
|x8616=Yes
|x8632=Yes
|x8664=Yes
|nx=Yes
|mmx=Yes
|emmx=Yes
|sse=Yes
|sse2=Yes
|sse3=Yes
|ssse3=Yes
|sse41=Yes
|sse42=Yes
|sse4a=No
|avx=Yes
|avx2=Yes
|avx512f=Yes
|avx512cd=Yes
|avx512er=No
|avx512pf=No
|avx512bw=Yes
|avx512dq=Yes
|avx512vl=Yes
|avx512ifma=No
|avx512vbmi=No
|avx5124fmaps=No
|avx512vnni=Yes
|avx5124vnniw=No
|avx512vpopcntdq=No
|abm=Yes
|tbm=No
|bmi1=Yes
|bmi2=Yes
|fma3=Yes
|fma4=No
|aes=Yes
|rdrand=Yes
|sha=No
|xop=No
|adx=Yes
|clmul=Yes
|f16c=Yes
|bfloat16=No
|tbt1=No
|tbt2=Yes
|tbmt3=No
|bpt=No
|eist=Yes
|sst=Yes
|flex=No
|fastmem=No
|ivmd=Yes
|intelnodecontroller=No
|intelnode=Yes
|kpt=Yes
|ptt=Yes
|intelrunsure=No
|mbe=Yes
|isrt=No
|sba=No
|mwt=No
|sipp=No
|att=No
|ipt=No
|tsx=Yes
|txt=Yes
|ht=Yes
|vpro=Yes
|vtx=Yes
|vtd=Yes
|ept=Yes
|mpx=No
|sgx=No
|securekey=No
|osguard=No
|intqat=No
|dlboost=Yes
|3dnow=No
|e3dnow=No
|smartmp=No
|powernow=No
|amdvi=No
|amdv=No
|amdsme=No
|amdtsme=No
|amdsev=No
|rvi=No
|smt=No
|sensemi=No
|xfr=No
|xfr2=No
|mxfr=No
|amdpb=No
|amdpb2=No
|amdpbod=No
}}

== Frequencies ==
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
{{frequency table
|freq_base=2,200MHz 
|freq_1=3,200MHz 
|freq_2=3,200MHz 
|freq_3=3,000MHz 
|freq_4=3,000MHz 
|freq_5=2,900MHz 
|freq_6=2,900MHz 
|freq_7=2,900MHz 
|freq_8=2,900MHz 
|freq_9=2,700MHz 
|freq_10=2,700MHz 
|freq_11=2,700MHz 
|freq_12=2,700MHz 
|freq_avx2_base=1,800MHz 
|freq_avx2_1=3,100MHz 
|freq_avx2_2=3,100MHz 
|freq_avx2_3=2,900MHz 
|freq_avx2_4=2,900MHz 
|freq_avx2_5=2,800MHz 
|freq_avx2_6=2,800MHz 
|freq_avx2_7=2,800MHz 
|freq_avx2_8=2,800MHz 
|freq_avx2_9=2,400MHz 
|freq_avx2_10=2,400MHz 
|freq_avx2_11=2,400MHz 
|freq_avx2_12=2,400MHz 
|freq_avx512_base=1,300MHz 
|freq_avx512_1=2,000MHz 
|freq_avx512_2=2,000MHz 
|freq_avx512_3=1,800MHz 
|freq_avx512_4=1,800MHz 
|freq_avx512_5=1,700MHz 
|freq_avx512_6=1,700MHz 
|freq_avx512_7=1,700MHz 
|freq_avx512_8=1,700MHz 
|freq_avx512_9=1,600MHz 
|freq_avx512_10=1,600MHz 
|freq_avx512_11=1,600MHz 
|freq_avx512_12=1,600MHz 
}}
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon Silver 4214 - Intel#pcie +
base frequency	2,200 MHz (2.2 GHz, 2,200,000 kHz) +
chipset	Lewisburg +
clock multiplier	22 +
core count	12 +
core family	6 +
core name	Cascade Lake SP +
core stepping	L1 + and L0 +
designer	Intel +
family	Xeon Silver +
first announced	April 2, 2019 +
first launched	April 2, 2019 +
full page name	intel/xeon silver/4214 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has advanced vector extensions 512	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Extended Page Tables +, Transactional Synchronization Extensions +, Intel VT-d + and Deep Learning Boost +
has intel deep learning boost	true +
has intel enhanced speedstep technology	true +
has intel speed shift technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	768 KiB (786,432 B, 0.75 MiB) +
l1d$ description	8-way set associative +
l1d$ size	384 KiB (393,216 B, 0.375 MiB) +
l1i$ description	8-way set associative +
l1i$ size	384 KiB (393,216 B, 0.375 MiB) +
l2$ description	16-way set associative +
l2$ size	12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) +
l3$ description	11-way set associative +
l3$ size	16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) +
ldate	April 2, 2019 +
main image	+
manufacturer	Intel +
market segment	Server +
max case temperature	350.15 K (77 °C, 170.6 °F, 630.27 °R) +
max cpu count	2 +
max memory	1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
max memory bandwidth	107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) +
max memory channels	6 +
microarchitecture	Cascade Lake +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
model number	4214 +
name	Xeon Silver 4214 +
package	FCLGA-3647 +
part number	CD8069504212601 + and BX806954214 +
platform	Purley +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 694.00 (€ 624.60, £ 562.14, ¥ 71,711.02) + and $ 704.00 (€ 633.60, £ 570.24, ¥ 72,744.32) +
release price (box)	$ 704.00 (€ 633.60, £ 570.24, ¥ 72,744.32) +
release price (tray)	$ 694.00 (€ 624.60, £ 562.14, ¥ 71,711.02) +
s-spec	SRFB9 +
s-spec (qs)	QRG6 +
series	4200 +
smp interconnect	UPI +
smp interconnect links	2 +
smp interconnect rate	9.6 GT/s +
smp max ways	2 +
socket	Socket P + and LGA-3647 +
supported memory type	DDR4-2400 +
tdp	85 W (85,000 mW, 0.114 hp, 0.085 kW) +
technology	CMOS +
thread count	24 +
turbo frequency (1 core)	3,200 MHz (3.2 GHz, 3,200,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +