From WikiChip
Editing intel/xeon silver/4116t

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon Silver 4116T}}
 
{{intel title|Xeon Silver 4116T}}
{{chip
+
{{mpu
 
|name=Xeon Silver 4116T
 
|name=Xeon Silver 4116T
 
|image=skylake sp (basic).png
 
|image=skylake sp (basic).png
Line 6: Line 6:
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|model number=4116T
 
|model number=4116T
|part number=CD8067303645400
+
|part number=Server
|s-spec=SR3MQ
 
|s-spec qs=QN7B
 
 
|market=Server
 
|market=Server
 
|first announced=July 11, 2017
 
|first announced=July 11, 2017
Line 20: Line 18:
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86
|microarch=Skylake (server)
+
|microarch=Skylake
 
|platform=Purley
 
|platform=Purley
 
|chipset=Lewisburg
 
|chipset=Lewisburg
 
|core name=Skylake SP
 
|core name=Skylake SP
 
|core family=6
 
|core family=6
|core stepping=M0
 
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
Line 31: Line 28:
 
|core count=12
 
|core count=12
 
|thread count=24
 
|thread count=24
 +
|max cpus=2
 
|max memory=768 GiB
 
|max memory=768 GiB
|max cpus=2
 
|smp interconnect=UPI
 
|smp interconnect links=2
 
|smp interconnect rate=9.6 GT/s
 
 
|tdp=85 W
 
|tdp=85 W
|tcase min=0 °C
+
|package module 1={{packages/intel/fclga-3647}}
|tcase max=76 °C
 
|package name 1=intel,fclga_3647
 
 
}}
 
}}
'''Xeon Silver 4116T''' is a {{arch|64}} [[dodeca-core]] [[x86]] dual-socket mid-range performance server microprocessor introduced by [[Intel]] in mid-2017. The Silver 4116T, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]], sports 1 {{x86|AVX-512}} [[FMA]] unit as well as two {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.1 GHz with a TDP of 85 W and a {{intel|turbo boost}} frequency of up to 3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory.
+
'''Xeon Silver 4116T''' is a {{arch|64}} [[dodeca-core]] [[x86]] dual-socket mid-range performance server microprocessor introduced by [[Intel]] in mid-2017. The Silver 4116T, which is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]], sports 1 {{x86|AVX-512}} [[FMA]] unit as well as two {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.1 GHz with a TDP of 85 W and a {{intel|turbo boost}} frequency of up to 3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory.
  
This specific model (''T'') has 10 years extended life guarantees designed to be [[NEBS]]-friendly for use in [[NEBS]]-complaint applications.
 
 
== Cache ==
 
== Cache ==
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
+
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 
{{cache size
 
{{cache size
 
|l1 cache=768 KiB
 
|l1 cache=768 KiB
Line 64: Line 55:
 
|l3 policy=write-back
 
|l3 policy=write-back
 
}}
 
}}
 
== Memory controller ==
 
{{memory controller
 
|type=DDR4-2400
 
|ecc=Yes
 
|max mem=768 GiB
 
|controllers=2
 
|channels=6
 
|max bandwidth=107.3 GiB/s
 
|bandwidth schan=17.88 GiB/s
 
|bandwidth dchan=35.76 GiB/s
 
|bandwidth qchan=71.53 GiB/s
 
|bandwidth hchan=107.3 GiB/s
 
}}
 
 
== Expansions ==
 
{{expansions
 
| pcie revision      = 3.0
 
| pcie lanes        = 48
 
| pcie config        = x16
 
| pcie config 2      = x8
 
| pcie config 3      = x4
 
}}
 
 
== Features ==
 
{{x86 features
 
|real=Yes
 
|protected=Yes
 
|smm=Yes
 
|fpu=Yes
 
|x8616=Yes
 
|x8632=Yes
 
|x8664=Yes
 
|nx=Yes
 
|mmx=Yes
 
|emmx=Yes
 
|sse=Yes
 
|sse2=Yes
 
|sse3=Yes
 
|ssse3=Yes
 
|sse41=Yes
 
|sse42=Yes
 
|sse4a=No
 
|avx=Yes
 
|avx2=Yes
 
|avx512f=Yes
 
|avx512cd=Yes
 
|avx512er=No
 
|avx512pf=No
 
|avx512bw=Yes
 
|avx512dq=Yes
 
|avx512vl=Yes
 
|avx512ifma=No
 
|avx512vbmi=No
 
|avx5124fmaps=No
 
|avx5124vnniw=No
 
|avx512vpopcntdq=No
 
|abm=Yes
 
|tbm=No
 
|bmi1=Yes
 
|bmi2=Yes
 
|fma3=Yes
 
|fma4=No
 
|aes=Yes
 
|rdrand=Yes
 
|sha=No
 
|xop=No
 
|adx=Yes
 
|clmul=Yes
 
|f16c=Yes
 
|tbt1=No
 
|tbt2=Yes
 
|tbmt3=No
 
|bpt=No
 
|eist=Yes
 
|sst=Yes
 
|flex=No
 
|fastmem=No
 
|ivmd=Yes
 
|intelnode=Yes
 
|kpt=Yes
 
|ptt=Yes
 
|mbe=Yes
 
|isrt=No
 
|sba=No
 
|mwt=No
 
|sipp=No
 
|att=No
 
|ipt=No
 
|tsx=Yes
 
|txt=Yes
 
|ht=Yes
 
|vpro=Yes
 
|vtx=Yes
 
|vtd=No
 
|ept=Yes
 
|mpx=No
 
|sgx=No
 
|securekey=No
 
|osguard=No
 
|3dnow=No
 
|e3dnow=No
 
|smartmp=No
 
|powernow=No
 
|amdvi=No
 
|amdv=No
 
|amdsme=No
 
|amdtsme=No
 
|amdsev=No
 
|rvi=No
 
|smt=No
 
|sensemi=No
 
|xfr=No
 
}}
 
 
== Frequencies ==
 
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
{{frequency table
 
|freq_base=2,100 MHz
 
|freq_1=3,000 MHz
 
|freq_2=3,000 MHz
 
|freq_3=2,800 MHz
 
|freq_4=2,800 MHz
 
|freq_5=2,700 MHz
 
|freq_6=2,700 MHz
 
|freq_7=2,700 MHz
 
|freq_8=2,700 MHz
 
|freq_9=2,400 MHz
 
|freq_10=2,400 MHz
 
|freq_11=2,400 MHz
 
|freq_12=2,400 MHz
 
|freq_avx2_base=1,700 MHz
 
|freq_avx2_1=2,900 MHz
 
|freq_avx2_2=2,900 MHz
 
|freq_avx2_3=2,700 MHz
 
|freq_avx2_4=2,700 MHz
 
|freq_avx2_5=2,400 MHz
 
|freq_avx2_6=2,400 MHz
 
|freq_avx2_7=2,400 MHz
 
|freq_avx2_8=2,400 MHz
 
|freq_avx2_9=2,100 MHz
 
|freq_avx2_10=2,100 MHz
 
|freq_avx2_11=2,100 MHz
 
|freq_avx2_12=2,100 MHz
 
|freq_avx512_base=1,100 MHz
 
|freq_avx512_1=1,800 MHz
 
|freq_avx512_2=1,800 MHz
 
|freq_avx512_3=1,600 MHz
 
|freq_avx512_4=1,600 MHz
 
|freq_avx512_5=1,500 MHz
 
|freq_avx512_6=1,500 MHz
 
|freq_avx512_7=1,500 MHz
 
|freq_avx512_8=1,500 MHz
 
|freq_avx512_9=1,400 MHz
 
|freq_avx512_10=1,400 MHz
 
|freq_avx512_11=1,400 MHz
 
|freq_avx512_12=1,400 MHz
 
}}
 
 
[[Category:microprocessor models by intel based on skylake high core count die]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Silver 4116T - Intel#io +
base frequency2,100 MHz (2.1 GHz, 2,100,000 kHz) +
chipsetLewisburg +
clock multiplier21 +
core count12 +
core family6 +
core nameSkylake SP +
core steppingM0 +
designerIntel +
familyXeon Silver +
first announcedJuly 11, 2017 +
first launchedJuly 11, 2017 +
full page nameintel/xeon silver/4116t +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Transactional Synchronization Extensions +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size768 KiB (786,432 B, 0.75 MiB) +
l1d$ description8-way set associative +
l1d$ size384 KiB (393,216 B, 0.375 MiB) +
l1i$ description8-way set associative +
l1i$ size384 KiB (393,216 B, 0.375 MiB) +
l2$ description16-way set associative +
l2$ size12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) +
l3$ description11-way set associative +
l3$ size16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) +
ldateJuly 11, 2017 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max case temperature349.15 K (76 °C, 168.8 °F, 628.47 °R) +
max cpu count2 +
max memory786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) +
max memory channels6 +
max pcie lanes48 +
microarchitectureSkylake (server) +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model number4116T +
nameXeon Silver 4116T +
packageFCLGA-3647 +
part numberCD8067303645400 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
s-specSR3MQ +
s-spec (qs)QN7B +
series4000 +
smp interconnectUPI +
smp interconnect links2 +
smp interconnect rate9.6 GT/s +
smp max ways2 +
socketSocket P + and LGA-3647 +
supported memory typeDDR4-2400 +
tdp85 W (85,000 mW, 0.114 hp, 0.085 kW) +
technologyCMOS +
thread count24 +
turbo frequency (1 core)3,000 MHz (3 GHz, 3,000,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +