From WikiChip
Editing intel/xeon platinum/8260y

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 2: Line 2:
 
{{chip
 
{{chip
 
|name=Xeon Platinum 8260Y
 
|name=Xeon Platinum 8260Y
−
|image=cascade lake sp (front).png
+
|image=skylake sp (basic).png
 
|designer=Intel
 
|designer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|model number=8260Y
 
|model number=8260Y
−
|part number=CD8069504200902
 
−
|s-spec=SRF9F
 
−
|s-spec qs=QRC1
 
 
|market=Server
 
|market=Server
−
|first announced=April 2, 2019
+
|first announced=December 2018
−
|first launched=April 2, 2019
+
|first launched=December 2018
−
|release price (tray)=$5,320.00
 
 
|family=Xeon Platinum
 
|family=Xeon Platinum
−
|series=8200
+
|series=8000
−
|locked=Yes
 
 
|frequency=2,400 MHz
 
|frequency=2,400 MHz
 
|turbo frequency1=3,900 MHz
 
|turbo frequency1=3,900 MHz
Line 27: Line 22:
 
|core name=Cascade Lake SP
 
|core name=Cascade Lake SP
 
|core family=6
 
|core family=6
−
|core stepping=B0
 
−
|core stepping 2=B1
 
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
Line 34: Line 27:
 
|core count=24
 
|core count=24
 
|thread count=48
 
|thread count=48
−
|max memory=1 TiB
 
 
|max cpus=8
 
|max cpus=8
−
|smp interconnect=UPI
 
−
|smp interconnect links=3
 
−
|smp interconnect rate=10.4 GT/s
 
 
|tdp=165 W
 
|tdp=165 W
−
|package name 1=intel,fclga_3647
+
|package module 1={{packages/intel/fclga-3647}}
 
}}
 
}}
−
'''Xeon Platinum 8260Y''' is a {{arch|64}} [[24-core]] [[x86]] high-performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Platinum 8260Y is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 8-way multiprocessing, sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.4 GHz with a TDP of 165 W and features a {{intel|turbo boost}} frequency of up to 3.9 GHz.
+
'''Xeon Platinum 8260Y''' is a {{arch|64}} [[24-core]] [[x86]] multi-socket highest performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Platinum 8260Y is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 8-way multiprocessing, sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.4 GHz with a TDP of 165 W and features a {{intel|turbo boost}} frequency of up to 3.9 GHz.
−
 
 
−
As indicated by the "''Y''" suffix, this model features {{intel|Speed Select Technology}} (SST). It can be configured at 3 different core counts and frequencies - 24 cores, 20 cores, and 16 cores.
 
  
  
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/cascade lake#Memory_Hierarchy|l1=Cascade Lake § Cache}}
 
{{main|intel/microarchitectures/cascade lake#Memory_Hierarchy|l1=Cascade Lake § Cache}}
−
The Xeon Platinum 8260Y features a larger non-default 35.75 MiB of [[L3]], a size that would normally be found on a 26-core part.
 
 
{{cache size
 
{{cache size
 
|l1 cache=1.5 MiB
 
|l1 cache=1.5 MiB
Line 63: Line 49:
 
|l2 desc=16-way set associative
 
|l2 desc=16-way set associative
 
|l2 policy=write-back
 
|l2 policy=write-back
−
|l3 cache=35.75 MiB
+
|l3 cache=33 MiB
−
|l3 break=26x1.375 MiB
+
|l3 break=24x1.375 MiB
 
|l3 desc=11-way set associative
 
|l3 desc=11-way set associative
 
|l3 policy=write-back
 
|l3 policy=write-back
Line 71: Line 57:
 
== Memory controller ==
 
== Memory controller ==
 
{{memory controller
 
{{memory controller
−
|type=DDR4-2933
+
|type=DDR4-2666
 
|ecc=Yes
 
|ecc=Yes
−
|max mem=1 TiB
+
|max mem=? GiB
 
|controllers=2
 
|controllers=2
 
|channels=6
 
|channels=6
−
|max bandwidth=131.13 GiB/s
+
|max bandwidth=119.21 GiB/s
−
|bandwidth schan=21.86 GiB/s
+
|bandwidth schan=19.87 GiB/s
−
|bandwidth dchan=43.71 GiB/s
+
|bandwidth dchan=39.74 GiB/s
−
|bandwidth qchan=87.42 GiB/s
+
|bandwidth qchan=79.47 GiB/s
−
|bandwidth hchan=131.13 GiB/s
+
|bandwidth hchan=119.21 GiB/s
 
}}
 
}}
  
 
== Expansions ==
 
== Expansions ==
−
{{expansions main
+
{{expansions
−
|
+
| pcie revision     = 3.0
−
{{expansions entry
+
| pcie lanes         = 48
−
|type=PCIe
+
| pcie config       = x16
−
|pcie revision=3.0
+
| pcie config 2     = x8
−
|pcie lanes=48
+
| pcie config 3     = x4
−
|pcie config=1x16
 
−
|pcie config 2=x8
 
−
|pcie config 3=x4
 
−
}}
 
 
}}
 
}}
  
Line 130: Line 112:
 
|avx5124vnniw=No
 
|avx5124vnniw=No
 
|avx512vpopcntdq=No
 
|avx512vpopcntdq=No
−
|avx512units=2
 
 
|abm=Yes
 
|abm=Yes
 
|tbm=No
 
|tbm=No
Line 197: Line 178:
 
|amdpb2=No
 
|amdpb2=No
 
|amdpbod=No
 
|amdpbod=No
−
}}
 
−
 
−
== Frequencies ==
 
−
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
−
{{frequency table
 
−
|freq_base=2,400MHz
 
−
|freq_1=3,900MHz
 
−
|freq_2=3,900MHz
 
−
|freq_3=3,700MHz
 
−
|freq_4=3,700MHz
 
−
|freq_5=3,600MHz
 
−
|freq_6=3,600MHz
 
−
|freq_7=3,600MHz
 
−
|freq_8=3,600MHz
 
−
|freq_9=3,600MHz
 
−
|freq_10=3,600MHz
 
−
|freq_11=3,600MHz
 
−
|freq_12=3,600MHz
 
−
|freq_13=3,600MHz
 
−
|freq_14=3,600MHz
 
−
|freq_15=3,600MHz
 
−
|freq_16=3,600MHz
 
−
|freq_17=3,300MHz
 
−
|freq_18=3,300MHz
 
−
|freq_19=3,300MHz
 
−
|freq_20=3,300MHz
 
−
|freq_21=3,100MHz
 
−
|freq_22=3,100MHz
 
−
|freq_23=3,100MHz
 
−
|freq_24=3,100MHz
 
−
|freq_avx2_base=1,900MHz
 
−
|freq_avx2_1=3,700MHz
 
−
|freq_avx2_2=3,700MHz
 
−
|freq_avx2_3=3,500MHz
 
−
|freq_avx2_4=3,500MHz
 
−
|freq_avx2_5=3,400MHz
 
−
|freq_avx2_6=3,400MHz
 
−
|freq_avx2_7=3,400MHz
 
−
|freq_avx2_8=3,400MHz
 
−
|freq_avx2_9=3,300MHz
 
−
|freq_avx2_10=3,300MHz
 
−
|freq_avx2_11=3,300MHz
 
−
|freq_avx2_12=3,300MHz
 
−
|freq_avx2_13=3,000MHz
 
−
|freq_avx2_14=3,000MHz
 
−
|freq_avx2_15=3,000MHz
 
−
|freq_avx2_16=3,000MHz
 
−
|freq_avx2_17=2,700MHz
 
−
|freq_avx2_18=2,700MHz
 
−
|freq_avx2_19=2,700MHz
 
−
|freq_avx2_20=2,700MHz
 
−
|freq_avx2_21=2,600MHz
 
−
|freq_avx2_22=2,600MHz
 
−
|freq_avx2_23=2,600MHz
 
−
|freq_avx2_24=2,600MHz
 
−
|freq_avx512_base=1,500MHz
 
−
|freq_avx512_1=3,700MHz
 
−
|freq_avx512_2=3,700MHz
 
−
|freq_avx512_3=3,500MHz
 
−
|freq_avx512_4=3,500MHz
 
−
|freq_avx512_5=3,400MHz
 
−
|freq_avx512_6=3,400MHz
 
−
|freq_avx512_7=3,400MHz
 
−
|freq_avx512_8=3,400MHz
 
−
|freq_avx512_9=3,000MHz
 
−
|freq_avx512_10=3,000MHz
 
−
|freq_avx512_11=3,000MHz
 
−
|freq_avx512_12=3,000MHz
 
−
|freq_avx512_13=2,600MHz
 
−
|freq_avx512_14=2,600MHz
 
−
|freq_avx512_15=2,600MHz
 
−
|freq_avx512_16=2,600MHz
 
−
|freq_avx512_17=2,400MHz
 
−
|freq_avx512_18=2,400MHz
 
−
|freq_avx512_19=2,400MHz
 
−
|freq_avx512_20=2,400MHz
 
−
|freq_avx512_21=2,300MHz
 
−
|freq_avx512_22=2,300MHz
 
−
|freq_avx512_23=2,300MHz
 
−
|freq_avx512_24=2,300MHz
 
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_platinum/8260y"
Facts about "Xeon Platinum 8260Y - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Platinum 8260Y - Intel#pcie +
base frequency2,400 MHz (2.4 GHz, 2,400,000 kHz) +
chipsetLewisburg +
clock multiplier24 +
core count24 +
core family6 +
core nameCascade Lake SP +
core steppingB0 + and B1 +
cpuid0x50655 +
designerIntel +
familyXeon Platinum +
first announcedApril 2, 2019 +
first launchedApril 2, 2019 +
full page nameintel/xeon platinum/8260y +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Deep Learning Boost +, Enhanced SpeedStep Technology +, Extended Page Tables +, Hyper-Threading Technology +, Intel VT-d +, Intel VT-x +, Intel vPro Technology +, Speed Shift Technology +, Transactional Synchronization Extensions +, Trusted Execution Technology + and Turbo Boost Technology 2.0 +
has intel deep learning boosttrue +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size1,536 KiB (1,572,864 B, 1.5 MiB) +
l1d$ description8-way set associative +
l1d$ size768 KiB (786,432 B, 0.75 MiB) +
l1i$ description8-way set associative +
l1i$ size768 KiB (786,432 B, 0.75 MiB) +
l2$ description16-way set associative +
l2$ size24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +
l3$ description11-way set associative +
l3$ size35.75 MiB (36,608 KiB, 37,486,592 B, 0.0349 GiB) +
ldateApril 2, 2019 +
main imageFile:cascade lake sp (front).png +
manufacturerIntel +
market segmentServer +
max cpu count8 +
max memory1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
max memory bandwidth131.13 GiB/s (134,277.12 MiB/s, 140.8 GB/s, 140,799.765 MB/s, 0.128 TiB/s, 0.141 TB/s) +
max memory channels6 +
microarchitectureCascade Lake +
model number8260Y +
nameXeon Platinum 8260Y +
number of avx-512 execution units2 +
packageFCLGA-3647 +
part numberCD8069504200902 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 5,320.00 (€ 4,788.00, £ 4,309.20, ¥ 549,715.60) +
release price (tray)$ 5,320.00 (€ 4,788.00, £ 4,309.20, ¥ 549,715.60) +
s-specSRF9F +
s-spec (qs)QRC1 +
series8200 +
smp interconnectUPI +
smp interconnect links3 +
smp interconnect rate10.4 GT/s +
smp max ways8 +
socketLGA-3647 + and Socket P +
supported memory typeDDR4-2933 +
tdp165 W (165,000 mW, 0.221 hp, 0.165 kW) +
technologyCMOS +
thread count48 +
turbo frequency (1 core)3,900 MHz (3.9 GHz, 3,900,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +