From WikiChip
Editing intel/xeon platinum/8160
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Xeon Platinum 8160}} | {{intel title|Xeon Platinum 8160}} | ||
− | {{ | + | {{mpu |
− | |name=Xeon Platinum 8160 | + | | future = Yes |
− | |image= | + | | name = Xeon Platinum 8160 |
− | |designer=Intel | + | | no image = Yes |
− | |manufacturer=Intel | + | | image = |
− | |model number=8160 | + | | image size = |
− | |part number= | + | | caption = |
− | |part number 2= | + | | designer = Intel |
− | |s-spec=SR3B0 | + | | manufacturer = Intel |
− | |s-spec | + | | model number = 8160 |
− | |market=Server | + | | part number = CD8067303405600 |
− | |first announced=April 25, 2017 | + | | part number 1 = |
− | |first launched= | + | | part number 2 = |
− | |release price= | + | | s-spec = SR3B0 |
− | |family=Xeon Platinum | + | | s-spec 2 = |
− | |series= | + | | market = Server |
− | |frequency=2,100 MHz | + | | first announced = April 25, 2017 |
− | |turbo frequency1=3,700 MHz | + | | first launched = |
− | |turbo | + | | last order = |
− | |clock multiplier=21 | + | | last shipment = |
− | |cpuid= | + | | release price = |
− | |isa=x86 | + | |
− | |isa | + | | family = Xeon Platinum |
− | |microarch=Skylake | + | | series = 8100 |
− | |platform=Purley | + | | locked = Yes |
− | |chipset=Lewisburg | + | | frequency = 2,100 MHz |
− | |core name=Skylake SP | + | | turbo frequency = Yes |
− | |core family= | + | | turbo frequency1 = 3,700 MHz |
− | |core stepping=H0 | + | | turbo frequency2 = |
− | |process=14 nm | + | | turbo frequency3 = |
− | |technology=CMOS | + | | turbo frequency4 = |
− | |word size=64 bit | + | | turbo frequency5 = |
− | |core count=24 | + | | turbo frequency6 = |
− | |thread count=48 | + | | turbo frequency7 = |
− | |max memory= | + | | turbo frequency8 = |
− | |max | + | | bus type = DMI 3.0 |
− | | | + | | bus speed = |
− | | | + | | bus rate = 8 GT/s |
− | | | + | | bus links = 4 |
− | |tdp=150 W | + | | clock multiplier = 21 |
− | |tcase min= | + | | cpuid = |
− | |tcase max= | + | | cpuid 2 = |
− | | | + | |
− | | | + | | isa family = x86 |
− | |package | + | | isa = x86-64 |
− | | | + | | microarch = Skylake |
− | | | + | | platform = Purley |
+ | | chipset = Lewisburg | ||
+ | | core name = Skylake SP | ||
+ | | core family = | ||
+ | | core model = | ||
+ | | core stepping = H0 | ||
+ | | process = 14 nm | ||
+ | | transistors = | ||
+ | | technology = CMOS | ||
+ | | die area = <!-- XX mm² --> | ||
+ | | die width = | ||
+ | | die length = | ||
+ | | word size = 64 bit | ||
+ | | core count = 24 | ||
+ | | thread count = 48 | ||
+ | | max cpus = 2 | ||
+ | | max memory = | ||
+ | |||
+ | | electrical = | ||
+ | | power = | ||
+ | | average power = | ||
+ | | idle power = | ||
+ | | v core = | ||
+ | | v core tolerance = <!-- OR ... --> | ||
+ | | v core min = | ||
+ | | v core max = | ||
+ | | v io = | ||
+ | | v io tolerance = | ||
+ | | v io 2 = <!-- OR ... --> | ||
+ | | v io 3 = | ||
+ | | sdp = | ||
+ | | tdp = 150 W | ||
+ | | tdp typical = | ||
+ | | ctdp down = | ||
+ | | ctdp down frequency = | ||
+ | | ctdp up = | ||
+ | | ctdp up frequency = | ||
+ | | temp min = <!-- use TJ/TC whenever possible instead --> | ||
+ | | temp max = | ||
+ | | tjunc min = <!-- .. °C --> | ||
+ | | tjunc max = | ||
+ | | tcase min = | ||
+ | | tcase max = | ||
+ | | tstorage min = | ||
+ | | tstorage max = | ||
+ | | tambient min = | ||
+ | | tambient max = | ||
+ | |||
+ | | package module 1 = | ||
+ | | package module 2 = | ||
+ | <!-------- USE ONLY IF MUST, OTHERWISE TRY TO USE MODULE ABOVE --------------> | ||
+ | | packaging = Yes | ||
+ | | package 0 = FCLGA-3647 | ||
+ | | package 0 type = LGA | ||
+ | | package 0 pins = 3647 | ||
+ | | package 0 pitch = | ||
+ | | package 0 width = | ||
+ | | package 0 length = | ||
+ | | package 0 height = | ||
+ | | socket 0 = LGA-3647 | ||
+ | | socket 0 type = LGA | ||
}} | }} | ||
− | '''Xeon Platinum 8160''' is a {{arch|64}} [[ | + | '''Xeon Platinum 8160''' is a {{arch|64}} [[x86]] high-performance server [[tetracosa-core]] [[multiprocessor]] set to be introduced by [[Intel]] in the second quarter of 2017. This processor is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture (a {{intel|Skylake SP|l=core}} core) and is manufactured on Intel's [[14 nm process]]. The 8160 operates at 2.1 GHz with a TDP of 150 W and a {{intel|Turbo Boost|turbo frequency}} of 3.7 GHz for a single core. |
+ | |||
+ | |||
+ | {{unknown features}} | ||
== Cache == | == Cache == | ||
− | {{main|intel/microarchitectures/ | + | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} |
{{cache size | {{cache size | ||
|l1 cache=1.5 MiB | |l1 cache=1.5 MiB | ||
Line 75: | Line 138: | ||
|type=DDR4-2666 | |type=DDR4-2666 | ||
|ecc=Yes | |ecc=Yes | ||
− | |max mem= | + | |max mem= |
− | |controllers= | + | |controllers=1 |
|channels=6 | |channels=6 | ||
|max bandwidth=119.21 GiB/s | |max bandwidth=119.21 GiB/s | ||
− | |bandwidth schan=19. | + | |bandwidth schan=19.89 GiB/s |
− | |bandwidth dchan=39. | + | |bandwidth dchan=39.72 GiB/s |
|bandwidth qchan=79.47 GiB/s | |bandwidth qchan=79.47 GiB/s | ||
|bandwidth hchan=119.21 GiB/s | |bandwidth hchan=119.21 GiB/s | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
Line 115: | Line 169: | ||
|avx=Yes | |avx=Yes | ||
|avx2=Yes | |avx2=Yes | ||
− | | | + | |avx512=Yes |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 141: | Line 184: | ||
|f16c=Yes | |f16c=Yes | ||
|tbt1=No | |tbt1=No | ||
− | |tbt2= | + | |tbt2=No |
|tbmt3=No | |tbmt3=No | ||
|bpt=No | |bpt=No | ||
|eist=Yes | |eist=Yes | ||
− | |sst= | + | |sst=No |
|flex=No | |flex=No | ||
|fastmem=No | |fastmem=No | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|isrt=No | |isrt=No | ||
|sba=No | |sba=No | ||
Line 162: | Line 198: | ||
|ipt=No | |ipt=No | ||
|tsx=Yes | |tsx=Yes | ||
− | |txt= | + | |txt=No |
|ht=Yes | |ht=Yes | ||
|vpro=Yes | |vpro=Yes | ||
Line 168: | Line 204: | ||
|vtd=Yes | |vtd=Yes | ||
|ept=Yes | |ept=Yes | ||
− | |mpx= | + | |mpx=Yes |
|sgx=No | |sgx=No | ||
|securekey=No | |securekey=No | ||
− | |osguard= | + | |osguard=Yes |
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
Line 178: | Line 214: | ||
|amdvi=No | |amdvi=No | ||
|amdv=No | |amdv=No | ||
− | |||
− | |||
− | |||
|rvi=No | |rvi=No | ||
|smt=No | |smt=No | ||
Line 186: | Line 219: | ||
|xfr=No | |xfr=No | ||
}} | }} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Xeon Platinum 8160 - Intel"