Latest revision |
Your text |
Line 57: |
Line 57: |
| {{comp table start}} | | {{comp table start}} |
| <table class="comptable sortable tc4 tc5"> | | <table class="comptable sortable tc4 tc5"> |
− | {{comp table header|main|11:List of Skylake-based Xeon Gold Processors}}
| + | <tr class="comptable-header"><th> </th><th colspan="20">List of Skylake-based Xeon Gold Processors</th></tr> |
− | {{comp table header|main|7:Main processor|2:Cache|2:Memory}}
| + | <tr class="comptable-header"><th> </th><th colspan="7">Main processor</th><th colspan="2">Cache</th><th colspan="2">Memory</th></tr> |
| {{comp table header 1|cols=Price, Launched, Cores, Threads, %Frequency, %Max Turbo, %TDP, %L2$, %L3$, Mem Type, %Max Mem}} | | {{comp table header 1|cols=Price, Launched, Cores, Threads, %Frequency, %Max Turbo, %TDP, %L2$, %L3$, Mem Type, %Max Mem}} |
− | {{comp table header|lsep|11:5100-Series}}
| + | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Xeon Gold]] [[microarchitecture::Skylake (server)]] |
− | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Xeon Gold]] [[microarchitecture::Skylake (server)]][[series::5100]]
| |
− | |?full page name
| |
− | |?model number
| |
− | |?release price
| |
− | |?first launched
| |
− | |?core count
| |
− | |?thread count
| |
− | |?base frequency#GHz
| |
− | |?turbo frequency (1 core)#GHz
| |
− | |?tdp
| |
− | |?l2$ size
| |
− | |?l3$ size
| |
− | |?supported memory type
| |
− | |?max memory#GiB
| |
− | |format=template
| |
− | |template=proc table 3
| |
− | |userparam=13
| |
− | |mainlabel=-
| |
− | }}
| |
− | {{comp table header|lsep|11:6100-Series}}
| |
− | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Xeon Gold]] [[microarchitecture::Skylake (server)]][[series::6100]] | |
| |?full page name | | |?full page name |
| |?model number | | |?model number |
Line 103: |
Line 82: |
| </table> | | </table> |
| {{comp table end}} | | {{comp table end}} |
− |
| |
− | === 5200/6200-Series (Cascade Lake) ===
| |
− | {{see also|intel/microarchitectures/cascade lake|intel/cores/cascade lake sp|intel/cores/cascade lake r|l1=Cascade Lake µarch|l2=Cascade Lake SP corename|l3=Cascade Lake R corename}}
| |
− | Second-generation Xeon Scalable Gold was introduced in early 2019. Those processors are fabricated on an enhanced [[14 nm process]] based on the {{intel|Cascade Lake|l=arch}} microarchitecture which allows for higher clock speeds and introduced a {{intel|Cascade Lake#Key changes from Skylake|l=arch|number of}} hardware changes against the various [[speculative execution]] [[side channel analysis|vulnerabilities]]. Those processors also introduced new {{x86|AVX-512 VNNI|new instructions}} for the [[acceleration]] of machine learning (inference) as well as support for [[persistent memory]]. All 5200/6200-series Xeon Gold processors support:
| |
− |
| |
− | * '''Proc:''' [[14 nm process]]
| |
− | * '''TDP:''' 85 W - 200 W
| |
− | * '''Mem:''' 1 TiB hexa-channel DDR4-2400/2666 ECC memory
| |
− | ** ''M'' versions support 2 TiB per socket
| |
− | ** ''L'' versions support 4.5 TiB per socket
| |
− | * '''I/O:''' 48 PCIe Gen 3.0 lanes
| |
− | * '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, {{x86|AVX-512}}-{{x86|AVX512F|F}}/{{x86|AVX512CD|CD}}/{{x86|AVX512BW|BW}}/{{x86|AVX512DQ|DQ}}/{{x86|AVX512VL|VL}}/{{x86|AVX512VNNI|VNNI}})
| |
− | * '''Features:''' {{intel|Hyper-Threading}}, {{intel|Turbo Boost}}, {{intel|Speed Shift}}, {{intel|vPro}}, {{intel|VT-x}}, {{intel|TSX}}, {{intel|TXT}}, {{intel|Volume Management Device}} (VMD), {{intel|Mode-based Execute Control}} (MBE), {{intel|Key Protection Technology}} (KPT), and {{intel|Platform Trust Technology}} (PTT).
| |
− |
| |
− | All Xeon Gold processors support QuickAssist Technology which is integrated on the chipset as well as the Omni-Path Architecture on the chipset as well as via discrete PCIe cards. Except for 'R' SKUs, all models also support 3 {{intel|Ultra Path Interconnect}} (UPI) links. Note that the {{\|5222}} is the only 51xx SKU with a second FMA unit (on port 5) enabled.
| |
− |
| |
− | <!-- NOTE:
| |
− | This table is generated automatically from the data in the actual articles.
| |
− | If a microprocessor is missing from the list, an appropriate article for it needs to be
| |
− | created and tagged accordingly.
| |
− |
| |
− | Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
| |
− | -->
| |
− | {{comp table start}}
| |
− | <table class="comptable sortable tc4 tc5">
| |
− | {{comp table header|main|11:List of Cascade Lake-based Xeon Gold Processors}}
| |
− | {{comp table header|main|7:Main processor|2:Cache|2:Memory}}
| |
− | {{comp table header 1|cols=Price, Launched, Cores, Threads, %Frequency, %Max Turbo, %TDP, %L2$, %L3$, Mem Type, %Max Mem}}
| |
− | {{comp table header|lsep|11:5200-Series}}
| |
− | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Xeon Gold]] [[microarchitecture::Cascade Lake]][[series::5200]]
| |
− | |?full page name
| |
− | |?model number
| |
− | |?release price
| |
− | |?first launched
| |
− | |?core count
| |
− | |?thread count
| |
− | |?base frequency#GHz
| |
− | |?turbo frequency (1 core)#GHz
| |
− | |?tdp
| |
− | |?l2$ size
| |
− | |?l3$ size
| |
− | |?supported memory type
| |
− | |?max memory#GiB
| |
− | |format=template
| |
− | |template=proc table 3
| |
− | |valuesep=,
| |
− | |userparam=13
| |
− | |mainlabel=-
| |
− | }}
| |
− | {{comp table header|lsep|11:6200-Series}}
| |
− | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Xeon Gold]] [[microarchitecture::Cascade Lake]][[series::6200]]
| |
− | |?full page name
| |
− | |?model number
| |
− | |?release price
| |
− | |?first launched
| |
− | |?core count
| |
− | |?thread count
| |
− | |?base frequency#GHz
| |
− | |?turbo frequency (1 core)#GHz
| |
− | |?tdp
| |
− | |?l2$ size
| |
− | |?l3$ size
| |
− | |?supported memory type
| |
− | |?max memory#GiB
| |
− | |format=template
| |
− | |template=proc table 3
| |
− | |valuesep=,
| |
− | |userparam=13
| |
− | |mainlabel=-
| |
− | }}
| |
− | {{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Xeon Gold]] [[microarchitecture::Cascade Lake]]}}
| |
− | </table>
| |
− | {{comp table end}}
| |
− | === 6300-Series (Ice Lake) ===
| |
| | | |
| == See also == | | == See also == |