From WikiChip
Editing intel/xeon gold/6210u

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
−
{{intel title|Xeon Gold 6210U}}
 
−
{{chip
 
−
|name=Xeon Gold 6210U
 
−
|image=cascade lake sp (front).png
 
−
|designer=Intel
 
−
|manufacturer=Intel
 
−
|model number=6210U
 
−
|part number=CD8069504198101
 
−
|s-spec=SRF9B
 
−
|market=Server
 
−
|first announced=April 2, 2019
 
−
|first launched=April 2, 2019
 
−
|release price (tray)=$1,500.00
 
−
|family=Xeon Gold
 
−
|series=6200
 
−
|locked=Yes
 
−
|frequency=2,500 MHz
 
−
|turbo frequency1=3,900 MHz
 
−
|bus type=DMI 3.0
 
−
|bus links=4
 
−
|bus rate=8 GT/s
 
−
|clock multiplier=25
 
−
|isa=x86-64
 
−
|isa family=x86
 
−
|microarch=Cascade Lake
 
−
|platform=Purley
 
−
|chipset=Lewisburg
 
−
|core name=Cascade Lake SP
 
−
|core family=6
 
−
|core model=85
 
−
|core stepping=B1
 
−
|process=14 nm
 
−
|technology=CMOS
 
−
|word size=64 bit
 
−
|core count=20
 
−
|thread count=40
 
−
|max cpus=1
 
−
|max memory=1 TiB
 
−
|tdp=150 W
 
−
|tcase min=0 °C
 
−
|tcase max=86 °C
 
−
|package name 1=intel,fclga_3647
 
−
}}
 
−
'''Xeon Gold 6210U''' is a {{arch|64}} [[20-core]] [[x86]] high performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Gold 6210U is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]] and sports 2 {{x86|AVX-512}} [[FMA]] units. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.5 GHz with a TDP of 150 W and features a {{intel|turbo boost}} frequency of up to 3.9 GHz.
 
−
 
−
 
−
== Cache ==
 
−
{{main|intel/microarchitectures/cascade lake#Memory_Hierarchy|l1=Cascade Lake § Cache}}
 
−
{{cache size
 
−
|l1 cache=1.25 MiB
 
−
|l1i cache=640 KiB
 
−
|l1i break=20x32 KiB
 
−
|l1i desc=8-way set associative
 
−
|l1d cache=640 KiB
 
−
|l1d break=20x32 KiB
 
−
|l1d desc=8-way set associative
 
−
|l1d policy=write-back
 
−
|l2 cache=20 MiB
 
−
|l2 break=20x1 MiB
 
−
|l2 desc=16-way set associative
 
−
|l2 policy=write-back
 
−
|l3 cache=27.5 MiB
 
−
|l3 break=20x1.375 MiB
 
−
|l3 desc=11-way set associative
 
−
|l3 policy=write-back
 
−
}}
 
  
−
== Memory controller ==
 
−
{{memory controller
 
−
|type=DDR4-2933
 
−
|ecc=Yes
 
−
|max mem=1 TiB
 
−
|controllers=2
 
−
|channels=6
 
−
|max bandwidth=131.13 GiB/s
 
−
|bandwidth schan=21.86 GiB/s
 
−
|bandwidth dchan=43.71 GiB/s
 
−
|bandwidth qchan=87.42 GiB/s
 
−
|bandwidth hchan=131.13 GiB/s
 
−
}}
 
−
 
−
== Expansions ==
 
−
{{expansions main
 
−
|
 
−
{{expansions entry
 
−
|type=PCIe
 
−
|pcie revision=3.0
 
−
|pcie lanes=48
 
−
|pcie config=1x16
 
−
|pcie config 2=x8
 
−
|pcie config 3=x4
 
−
}}
 
−
}}
 
−
 
−
== Features ==
 
−
{{x86 features
 
−
|real=Yes
 
−
|protected=Yes
 
−
|smm=Yes
 
−
|fpu=Yes
 
−
|x8616=Yes
 
−
|x8632=Yes
 
−
|x8664=Yes
 
−
|nx=Yes
 
−
|mmx=Yes
 
−
|emmx=Yes
 
−
|sse=Yes
 
−
|sse2=Yes
 
−
|sse3=Yes
 
−
|ssse3=Yes
 
−
|sse41=Yes
 
−
|sse42=Yes
 
−
|sse4a=No
 
−
|avx=Yes
 
−
|avx2=Yes
 
−
|avx512f=Yes
 
−
|avx512cd=Yes
 
−
|avx512er=No
 
−
|avx512pf=No
 
−
|avx512bw=Yes
 
−
|avx512dq=Yes
 
−
|avx512vl=Yes
 
−
|avx512ifma=No
 
−
|avx512vbmi=No
 
−
|avx5124fmaps=No
 
−
|avx512vnni=Yes
 
−
|avx5124vnniw=No
 
−
|avx512vpopcntdq=No
 
−
|abm=Yes
 
−
|tbm=No
 
−
|bmi1=Yes
 
−
|bmi2=Yes
 
−
|fma3=Yes
 
−
|fma4=No
 
−
|aes=Yes
 
−
|rdrand=Yes
 
−
|sha=No
 
−
|xop=No
 
−
|adx=Yes
 
−
|clmul=Yes
 
−
|f16c=Yes
 
−
|bfloat16=No
 
−
|tbt1=No
 
−
|tbt2=Yes
 
−
|tbmt3=No
 
−
|bpt=No
 
−
|eist=Yes
 
−
|sst=Yes
 
−
|flex=No
 
−
|fastmem=No
 
−
|ivmd=Yes
 
−
|intelnodecontroller=No
 
−
|intelnode=Yes
 
−
|kpt=Yes
 
−
|ptt=Yes
 
−
|intelrunsure=Yes
 
−
|mbe=Yes
 
−
|isrt=No
 
−
|sba=No
 
−
|mwt=No
 
−
|sipp=No
 
−
|att=No
 
−
|ipt=No
 
−
|tsx=Yes
 
−
|txt=Yes
 
−
|ht=Yes
 
−
|vpro=Yes
 
−
|vtx=Yes
 
−
|vtd=Yes
 
−
|ept=Yes
 
−
|mpx=No
 
−
|sgx=No
 
−
|securekey=No
 
−
|osguard=No
 
−
|intqat=No
 
−
|dlboost=Yes
 
−
|3dnow=No
 
−
|e3dnow=No
 
−
|smartmp=No
 
−
|powernow=No
 
−
|amdvi=No
 
−
|amdv=No
 
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
−
|rvi=No
 
−
|smt=No
 
−
|sensemi=No
 
−
|xfr=No
 
−
|xfr2=No
 
−
|mxfr=No
 
−
|amdpb=No
 
−
|amdpb2=No
 
−
|amdpbod=No
 
−
}}
 
  
 
== Frequencies ==
 
== Frequencies ==
Line 262: Line 68:
 
|freq_avx512_20=2,500MHz  
 
|freq_avx512_20=2,500MHz  
 
}}
 
}}
−
 
−
== Documents ==
 
−
* [[:File:xeon-scalable-single-socket-battlecard-v1.pdf|2nd Generation Intel® Xeon® Scalable processors in a single-socket configuration]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_gold/6210u"
Facts about "Xeon Gold 6210U - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Gold 6210U - Intel#pcie +
base frequency2,500 MHz (2.5 GHz, 2,500,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetLewisburg +
clock multiplier25 +
core count20 +
core family6 +
core model85 +
core nameCascade Lake SP +
core steppingB1 +
designerIntel +
familyXeon Gold +
first announcedApril 2, 2019 +
first launchedApril 2, 2019 +
full page nameintel/xeon gold/6210u +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Deep Learning Boost +, Enhanced SpeedStep Technology +, Extended Page Tables +, Hyper-Threading Technology +, Intel VT-d +, Intel VT-x +, Intel vPro Technology +, Speed Shift Technology +, Transactional Synchronization Extensions +, Trusted Execution Technology + and Turbo Boost Technology 2.0 +
has intel deep learning boosttrue +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size1,280 KiB (1,310,720 B, 1.25 MiB) +
l1d$ description8-way set associative +
l1d$ size640 KiB (655,360 B, 0.625 MiB) +
l1i$ description8-way set associative +
l1i$ size640 KiB (655,360 B, 0.625 MiB) +
l2$ description16-way set associative +
l2$ size20 MiB (20,480 KiB, 20,971,520 B, 0.0195 GiB) +
l3$ description11-way set associative +
l3$ size27.5 MiB (28,160 KiB, 28,835,840 B, 0.0269 GiB) +
ldateApril 2, 2019 +
main imageFile:cascade lake sp (front).png +
manufacturerIntel +
market segmentServer +
max case temperature359.15 K (86 °C, 186.8 °F, 646.47 °R) +
max cpu count1 +
max memory1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
max memory bandwidth131.13 GiB/s (134,277.12 MiB/s, 140.8 GB/s, 140,799.765 MB/s, 0.128 TiB/s, 0.141 TB/s) +
max memory channels6 +
microarchitectureCascade Lake +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model number6210U +
nameXeon Gold 6210U +
packageFCLGA-3647 +
part numberCD8069504198101 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 1,500.00 (€ 1,350.00, £ 1,215.00, ¥ 154,995.00) +
release price (tray)$ 1,500.00 (€ 1,350.00, £ 1,215.00, ¥ 154,995.00) +
s-specSRF9B +
series6200 +
smp max ways1 +
socketLGA-3647 + and Socket P +
supported memory typeDDR4-2933 +
tdp150 W (150,000 mW, 0.201 hp, 0.15 kW) +
technologyCMOS +
thread count40 +
turbo frequency (1 core)3,900 MHz (3.9 GHz, 3,900,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +