From WikiChip
Editing intel/xeon gold/6152
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Xeon Gold 6152}} | {{intel title|Xeon Gold 6152}} | ||
− | {{ | + | {{mpu |
|name=Xeon Gold 6152 | |name=Xeon Gold 6152 | ||
|image=skylake sp (basic).png | |image=skylake sp (basic).png | ||
Line 9: | Line 9: | ||
|part number 2=CD8067303406000 | |part number 2=CD8067303406000 | ||
|s-spec=SR3B4 | |s-spec=SR3B4 | ||
− | |||
|market=Server | |market=Server | ||
|first announced=April 25, 2017 | |first announced=April 25, 2017 | ||
Line 15: | Line 14: | ||
|release price=$3655.00 | |release price=$3655.00 | ||
|family=Xeon Gold | |family=Xeon Gold | ||
− | |series= | + | |series=6000 |
|locked=Yes | |locked=Yes | ||
|frequency=2,100 MHz | |frequency=2,100 MHz | ||
|turbo frequency1=3,700 MHz | |turbo frequency1=3,700 MHz | ||
|clock multiplier=21 | |clock multiplier=21 | ||
− | |||
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
− | |microarch=Skylake | + | |microarch=Skylake |
|platform=Purley | |platform=Purley | ||
|chipset=Lewisburg | |chipset=Lewisburg | ||
Line 34: | Line 32: | ||
|core count=22 | |core count=22 | ||
|thread count=44 | |thread count=44 | ||
+ | |max cpus=4 | ||
|max memory=768 GiB | |max memory=768 GiB | ||
− | |||
− | |||
− | |||
− | |||
|tdp=140 W | |tdp=140 W | ||
|tcase min=0 °C | |tcase min=0 °C | ||
|tcase max=92 °C | |tcase max=92 °C | ||
− | + | |package module 1={{packages/intel/fclga-3647}} | |
− | |||
− | |package | ||
− | |||
− | |||
}} | }} | ||
− | '''Xeon Gold 6152''' is a {{arch|64}} [[22-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6152, which is based on the server configuration of the {{intel | + | '''Xeon Gold 6152''' is a {{arch|64}} [[22-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6152, which is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.1 GHz with a TDP of 140 W and a {{intel|turbo boost}} frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory. |
== Cache == | == Cache == | ||
− | {{main|intel/microarchitectures/ | + | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} |
{{cache size | {{cache size | ||
|l1 cache=1.375 MiB | |l1 cache=1.375 MiB | ||
Line 260: | Line 251: | ||
|freq_avx512_22=2,000 MHz | |freq_avx512_22=2,000 MHz | ||
}} | }} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Xeon Gold 6152 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Gold 6152 - Intel +, Xeon Gold 6152 - Intel +, Xeon Gold 6152 - Intel +, Xeon Gold 6152 - Intel + and Xeon Gold 6152 - Intel#io + |
base frequency | 2,100 MHz (2.1 GHz, 2,100,000 kHz) + |
chipset | Lewisburg + |
clock multiplier | 21 + |
core count | 22 + |
core family | 6 + |
core name | Skylake SP + |
core stepping | H0 + |
cpuid | 0x50654 + |
designer | Intel + |
family | Xeon Gold + |
first announced | April 25, 2017 + |
first launched | July 11, 2017 + |
full page name | intel/xeon gold/6152 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Turbo Boost Technology 2.0 +, Speed Shift Technology +, Trusted Execution Technology +, Extended Page Tables + and Advanced Vector Extensions 512 + |
has intel enhanced speedstep technology | true + |
has intel speed shift technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 1,408 KiB (1,441,792 B, 1.375 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 704 KiB (720,896 B, 0.688 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 704 KiB (720,896 B, 0.688 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 22 MiB (22,528 KiB, 23,068,672 B, 0.0215 GiB) + |
l3$ description | 11-way set associative + |
l3$ size | 30.25 MiB (30,976 KiB, 31,719,424 B, 0.0295 GiB) + |
ldate | July 11, 2017 + |
main image | + |
manufacturer | Intel + |
market segment | Server + |
max case temperature | 365.15 K (92 °C, 197.6 °F, 657.27 °R) + |
max cpu count | 4 + |
max dts temperature | 98 °C + |
max memory | 786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) + |
max memory bandwidth | 119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) + |
max memory channels | 6 + |
max pcie lanes | 48 + |
microarchitecture | Skylake (server) + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min dts temperature | 0 °C + |
model number | 6152 + |
name | Xeon Gold 6152 + |
package | FCLGA-3647 + |
part number | CD8067303406000 + and BX806736152 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 3,655.00 (€ 3,289.50, £ 2,960.55, ¥ 377,671.15) + |
s-spec | SR3B4 + |
s-spec (qs) | QMRZ + |
series | 6100 + |
smp interconnect | UPI + |
smp interconnect links | 3 + |
smp interconnect rate | 10.4 GT/s + |
smp max ways | 4 + |
socket | Socket P + and LGA-3647 + |
supported memory type | DDR4-2666 + |
tdp | 140 W (140,000 mW, 0.188 hp, 0.14 kW) + |
technology | CMOS + |
thread count | 44 + |
turbo frequency (1 core) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |