From WikiChip
Editing intel/xeon e5/e5-2620 v4

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon E5-2620 v4}}
 
{{intel title|Xeon E5-2620 v4}}
{{chip
+
{{mpu
 
| name                = Xeon E5-2620 v4
 
| name                = Xeon E5-2620 v4
 
| no image            = Yes
 
| no image            = Yes
Line 10: Line 10:
 
| model number        = E5-2620 v4
 
| model number        = E5-2620 v4
 
| part number        = CM8066002032201
 
| part number        = CM8066002032201
| part number 2      = BX80660E52620V4
+
| part number 1      = BX80660E52620V4
 +
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
| part number 4      =
 
 
| market              = Server
 
| market              = Server
 
| first announced    = June 20, 2016
 
| first announced    = June 20, 2016
Line 26: Line 26:
 
| turbo frequency    = Yes
 
| turbo frequency    = Yes
 
| turbo frequency1    = 3,000 MHz
 
| turbo frequency1    = 3,000 MHz
| turbo frequency2    = 3,000 MHz
+
| turbo frequency2    =  
| turbo frequency3    = 2,800 MHz
 
| turbo frequency4    = 2,700 MHz
 
| turbo frequency5    = 2,600 MHz
 
| turbo frequency6    = 2,500 MHz
 
| turbo frequency7    = 2,400 MHz
 
| turbo frequency8    = 2,300 MHz
 
 
| bus type            = QPI
 
| bus type            = QPI
 
| bus speed          = 4,000 MHz
 
| bus speed          = 4,000 MHz
Line 40: Line 34:
 
| s-spec              = SR2R6
 
| s-spec              = SR2R6
 
| s-spec es          =  
 
| s-spec es          =  
| s-spec qs          = QKES
+
| s-spec qs          =  
| s-spec qs 2        = QKRG
 
 
| cpuid              = 406F1
 
| cpuid              = 406F1
  
| isa family          = x86
 
| isa                = x86-64
 
 
| microarch          = Broadwell
 
| microarch          = Broadwell
 
| platform            = Grantley EP 2S
 
| platform            = Grantley EP 2S
Line 51: Line 42:
 
| core name          = Broadwell EP
 
| core name          = Broadwell EP
 
| core family        = 6
 
| core family        = 6
| core model          = 4F
+
| core model          = 15
 
| core stepping      = R0
 
| core stepping      = R0
 
| process            = 14 nm
 
| process            = 14 nm
Line 63: Line 54:
 
| max memory          = 1,536 GiB
 
| max memory          = 1,536 GiB
  
 
+
| electrical          = Yes
 
| v core              = 1.82 V
 
| v core              = 1.82 V
 
| v core tolerance    =  
 
| v core tolerance    =  
Line 105: Line 96:
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
 
|l1d extra=(per core, write-back)
 
|l1d extra=(per core, write-back)
|l2 cache=2 MiB
+
|l2 cache=4 MiB
|l2 break=8x256 KiB
+
|l2 break=16x256 KiB
 
|l2 desc=8-way set associative
 
|l2 desc=8-way set associative
 
|l2 extra=(per core, write-back)
 
|l2 extra=(per core, write-back)
|l3 cache=20 MiB
+
|l3 cache=40 MiB
|l3 break=8x2.5 MiB
+
|l3 break=16x2.5 MiB
 
|l3 desc=20-way set associative
 
|l3 desc=20-way set associative
 
|l3 extra=(shared, per core, write-back)
 
|l3 extra=(shared, per core, write-back)
}}
 
 
== Graphics ==
 
This microprocessor has no [[integrated graphics processing unit]].
 
 
== Memory controller ==
 
{{integrated memory controller
 
| type              = DDR4-2133
 
| controllers        = 1
 
| channels          = 4
 
| ecc support        = Yes
 
| max bandwidth      = 63.58 GiB/s
 
| bandwidth schan    = 15.89 GiB/s
 
| bandwidth dchan    = 31.79 GiB/s
 
| max memory        = 1,536 GiB
 
| pae                = 46 bit
 
}}
 
 
== Expansions ==
 
{{expansions
 
| pcie revision      = 3.0
 
| pcie lanes        = 40
 
| pcie config        = x4
 
| pcie config 1      = x8
 
| pcie config 2      = x16
 
}}
 
 
== Features ==
 
{{x86 features
 
| em64t      = Yes
 
| nx          = Yes
 
| txt        = Yes
 
| tsx        = Yes
 
| vpro        = Yes
 
| ht          = Yes
 
| tbt1        =
 
| tbt2        = Yes
 
| tbmt3      =
 
| bpt        =
 
| vt-x        = Yes
 
| vt-d        = Yes
 
| ept        = Yes
 
| mmx        = Yes
 
| sse        = Yes
 
| sse2        = Yes
 
| sse3        = Yes
 
| ssse3      = Yes
 
| sse4.1      = Yes
 
| sse4.2      = Yes
 
| aes        = Yes
 
| pclmul      = Yes
 
| avx        = Yes
 
| avx2        = Yes
 
| bmi        = Yes
 
| bmi1        = Yes
 
| bmi2        = Yes
 
| f16c        = Yes
 
| fma3        = Yes
 
| mpx        =
 
| sgx        =
 
| eist        = Yes
 
| secure key  = Yes
 
| os guard    = Yes
 
| intel at    =
 
| intel ipt  =
 
}}
 
 
== Benchmarks ==
 
{{benchmarks main
 
|
 
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00015.html|test_timestamp=2017-02-28 06:34:33-0500|chip_count=2|core_count=16|copies_count=32|vendor=H3C|system=H3C R4900 G2 (Intel Xeon E5-2620 v4, 2.10 GHz)|SPECrate2017_fp_base=76|SPECrate2017_fp_peak=77.7}}
 
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00016.html|test_timestamp=2016-12-10 07:53:08-0500|chip_count=2|core_count=16|copies_count=32|vendor=H3C|system=H3C R4900 G2 (Intel Xeon E5-2620 v4, 2.10 GHz)|SPECrate2017_int_base=53.5|SPECrate2017_int_peak=59.4}}
 
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon E5-2620 v4 - Intel +, Xeon E5-2620 v4 - Intel + and Xeon E5-2620 v4 - Intel#io +
base frequency2,100 MHz (2.1 GHz, 2,100,000 kHz) +
bus links2 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus speed4,000 MHz (4 GHz, 4,000,000 kHz) +
bus typeQPI +
chipsetC610 Series +
clock multiplier21 +
core count8 +
core family6 +
core model4F +
core nameBroadwell EP +
core steppingR0 +
core voltage1.82 V (18.2 dV, 182 cV, 1,820 mV) +
cpuid406F1 +
designerIntel +
die area246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) +
familyXeon E5 +
first announcedJune 20, 2016 +
first launchedJune 20, 2016 +
full page nameintel/xeon e5/e5-2620 v4 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has extended page tables supporttrue +
has featureTrusted Execution Technology +, Transactional Synchronization Extensions +, Intel vPro Technology +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
io voltage1.2 V (12 dV, 120 cV, 1,200 mV) +
io voltage tolerance3% +
isax86-64 +
isa familyx86 +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description20-way set associative +
l3$ size20 MiB (20,480 KiB, 20,971,520 B, 0.0195 GiB) +
ldateJune 20, 2016 +
manufacturerIntel +
market segmentServer +
max case temperature347.15 K (74 °C, 165.2 °F, 624.87 °R) +
max cpu count2 +
max memory1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) +
max pcie lanes40 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureBroadwell +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model numberE5-2620 v4 +
nameXeon E5-2620 v4 +
part numberCM8066002032201 + and BX80660E52620V4 +
platformGrantley EP 2S +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 417.00 (€ 375.30, £ 337.77, ¥ 43,088.61) +
s-specSR2R6 +
s-spec (qs)QKES + and QKRG +
seriesE5-2000 +
smp max ways2 +
tdp85 W (85,000 mW, 0.114 hp, 0.085 kW) +
technologyCMOS +
thread count16 +
transistor count3,200,000,000 +
turbo frequency (1 core)3,000 MHz (3 GHz, 3,000,000 kHz) +
turbo frequency (2 cores)3,000 MHz (3 GHz, 3,000,000 kHz) +
turbo frequency (3 cores)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
turbo frequency (4 cores)2,700 MHz (2.7 GHz, 2,700,000 kHz) +
turbo frequency (5 cores)2,600 MHz (2.6 GHz, 2,600,000 kHz) +
turbo frequency (6 cores)2,500 MHz (2.5 GHz, 2,500,000 kHz) +
turbo frequency (7 cores)2,400 MHz (2.4 GHz, 2,400,000 kHz) +
turbo frequency (8 cores)2,300 MHz (2.3 GHz, 2,300,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +