From WikiChip
Editing intel/xeon e3/e3-1268l v5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Xeon E3-1268L v5}} | {{intel title|Xeon E3-1268L v5}} | ||
− | {{ | + | {{mpu |
|name=Xeon E3-1268L v5 | |name=Xeon E3-1268L v5 | ||
|image=skylake dt (front).png | |image=skylake dt (front).png | ||
Line 11: | Line 11: | ||
|first announced=October 19, 2015 | |first announced=October 19, 2015 | ||
|first launched=October 19, 2015 | |first launched=October 19, 2015 | ||
− | |||
− | |||
|release price=$377 | |release price=$377 | ||
|family=Xeon E3 | |family=Xeon E3 | ||
Line 22: | Line 20: | ||
|turbo frequency3=3,200 MHz | |turbo frequency3=3,200 MHz | ||
|turbo frequency4=3,100 MHz | |turbo frequency4=3,100 MHz | ||
− | |||
|bus type=DMI 3.0 | |bus type=DMI 3.0 | ||
− | |||
|bus rate=8 GT/s | |bus rate=8 GT/s | ||
|clock multiplier=24 | |clock multiplier=24 | ||
Line 35: | Line 31: | ||
|core name=Skylake DT | |core name=Skylake DT | ||
|core family=6 | |core family=6 | ||
− | |core model= | + | |core model=14 |
|core stepping=R0 | |core stepping=R0 | ||
|process=14 nm | |process=14 nm | ||
Line 53: | Line 49: | ||
|tstorage max=125 °C | |tstorage max=125 °C | ||
|package module 1={{packages/intel/lga-1151}} | |package module 1={{packages/intel/lga-1151}} | ||
+ | |turbo frequency=Yes | ||
}} | }} | ||
'''Xeon E3-1268L v5''' is an entry-level server and workstation {{arch|64}} [[quad-core]] [[x86]] microprocessor introduced by [[Intel]] in October 2015. This {{intel|Skylake}}-based chip operates at 2.4 GHz with turbo boost of 3.4 GHz. The E3-1268L v5 is an ultra low power chip with a TDP of 35 Watts and supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has the {{intel|HD Graphics P530}} [[integrated graphics processor|IGP]] underclocked to 350 MHz. | '''Xeon E3-1268L v5''' is an entry-level server and workstation {{arch|64}} [[quad-core]] [[x86]] microprocessor introduced by [[Intel]] in October 2015. This {{intel|Skylake}}-based chip operates at 2.4 GHz with turbo boost of 3.4 GHz. The E3-1268L v5 is an ultra low power chip with a TDP of 35 Watts and supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has the {{intel|HD Graphics P530}} [[integrated graphics processor|IGP]] underclocked to 350 MHz. | ||
Line 78: | Line 75: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type=DDR3L-1600 | + | |type=DDR3L-1600 |
|type 2=DDR4-2133 | |type 2=DDR4-2133 | ||
|ecc=Yes | |ecc=Yes | ||
Line 84: | Line 81: | ||
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
− | |max bandwidth= | + | |max bandwidth=35.76 GiB/s |
− | |bandwidth schan= | + | |bandwidth schan=17.88 GiB/s |
− | |bandwidth dchan= | + | |bandwidth dchan=35.76 GiB/s |
}} | }} | ||
Line 125: | Line 122: | ||
| edp ver = 1.3 | | edp ver = 1.3 | ||
| max res hdmi = 4096x2304 | | max res hdmi = 4096x2304 | ||
− | | max res hdmi freq = | + | | max res hdmi freq = 30 Hz |
| max res dp = 4096x2304 | | max res dp = 4096x2304 | ||
| max res dp freq = 60 Hz | | max res dp freq = 60 Hz | ||
Line 144: | Line 141: | ||
{{skylake hardware accelerated video table|col=1}} | {{skylake hardware accelerated video table|col=1}} | ||
− | == Features == | + | == Features == |
{{x86 features | {{x86 features | ||
|real=Yes | |real=Yes | ||
Line 165: | Line 162: | ||
|avx=Yes | |avx=Yes | ||
|avx2=Yes | |avx2=Yes | ||
− | + | |avx512=No | |
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 180: | Line 177: | ||
|f16c=Yes | |f16c=Yes | ||
|tbt1=No | |tbt1=No | ||
− | |tbt2= | + | |tbt2=No |
|tbmt3=No | |tbmt3=No | ||
|bpt=No | |bpt=No | ||
|eist=Yes | |eist=Yes | ||
− | |sst= | + | |sst=Yes |
|flex=No | |flex=No | ||
|fastmem=No | |fastmem=No | ||
Line 210: | Line 207: | ||
|amdvi=No | |amdvi=No | ||
|amdv=No | |amdv=No | ||
− | |||
− | |||
− | |||
|rvi=No | |rvi=No | ||
|smt=No | |smt=No |
Facts about "Xeon E3-1268L v5 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E3-1268L v5 - Intel#package + and Xeon E3-1268L v5 - Intel#io + |
base frequency | 2,400 MHz (2.4 GHz, 2,400,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | DMI 3.0 + |
chipset | Sunrise Point + |
clock multiplier | 24 + |
core count | 4 + |
core family | 6 + |
core model | 94 + |
core name | Skylake DT + |
core stepping | R0 + |
core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + |
core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
cpuid | 506E3 + |
designer | Intel + |
device id | 0x191D + |
die area | 122 mm² (0.189 in², 1.22 cm², 122,000,000 µm²) + |
family | Xeon E3 + |
first announced | October 19, 2015 + |
first launched | October 19, 2015 + |
full page name | intel/xeon e3/e3-1268l v5 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Trusted Execution Technology +, Intel vPro Technology +, Transactional Synchronization Extensions +, OS Guard +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions + |
has intel enhanced speedstep technology | true + |
has intel secure key technology | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics P530 + |
integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 24 + |
integrated gpu max frequency | 1,000 MHz (1 GHz, 1,000,000 KHz) + |
integrated gpu max memory | 1,740.8 MiB (1,782,579.2 KiB, 1,825,361,100.8 B, 1.7 GiB) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
last order | October 26, 2018 + |
last shipment | April 12, 2019 + |
ldate | October 19, 2015 + |
main image | + |
manufacturer | Intel + |
market segment | Embedded + |
max cpu count | 1 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Skylake + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | E3-1268L v5 + |
name | Xeon E3-1268L v5 + |
package | FCLGA-1151 + |
part number | CM8066201937901 + |
platform | Greenlow + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 377.00 (€ 339.30, £ 305.37, ¥ 38,955.41) + |
s-spec | SR2LQ + |
series | E3-1200 v5 + |
smp max ways | 1 + |
socket | LGA-1151 + |
supported memory type | DDR3L-1600 + and DDR4-2133 + |
tdp | 35 W (35,000 mW, 0.0469 hp, 0.035 kW) + |
technology | CMOS + |
thread count | 8 + |
turbo frequency (1 core) | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
turbo frequency (2 cores) | 3,300 MHz (3.3 GHz, 3,300,000 kHz) + |
turbo frequency (3 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (4 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |