From WikiChip
Editing intel/xeon e
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 42: | Line 42: | ||
* '''Proc:''' [[14 nm process]] | * '''Proc:''' [[14 nm process]] | ||
− | * '''Mem:''' Up to 128 [[GiB]] of | + | * '''Mem:''' Up to 128 [[GiB]] of 2666 MT/s [[DDR4]] |
* '''I/O:''' x16 PCIe Gen 3.0 lanes | * '''I/O:''' x16 PCIe Gen 3.0 lanes | ||
* '''TDP:''' 65-95 W | * '''TDP:''' 65-95 W | ||
Line 87: | Line 87: | ||
{{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. All models have the following features in common: | {{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. All models have the following features in common: | ||
− | * ''' | + | * '''CPU:''' [[hexa-core]] with {{intel|Hyper-Threading}}, 12 MiB L3 |
− | * '''Mem:''' Up to | + | * '''Mem:''' Up to 64 [[GiB]] of 2666 MT/s [[DDR4]] |
* '''I/O:''' PCIe Gen 3.0 x16 lanes | * '''I/O:''' PCIe Gen 3.0 x16 lanes | ||
* '''TDP:''' 45 W | * '''TDP:''' 45 W | ||
Line 135: | Line 135: | ||
* '''Proc:''' [[14 nm process]] | * '''Proc:''' [[14 nm process]] | ||
− | * '''Mem:''' Up to 128 [[GiB]] of | + | * '''Mem:''' Up to 128 [[GiB]] of 2666 MT/s [[DDR4]] |
* '''I/O:''' x16 PCIe Gen 3.0 lanes | * '''I/O:''' x16 PCIe Gen 3.0 lanes | ||
* '''TDP:''' 70-95 W | * '''TDP:''' 70-95 W | ||
Line 180: | Line 180: | ||
Mobile {{intel|Coffee Lake|l=arch}} refresh-based Xeon Es were introduced in early 2019. Those models feature higher turbo frequencies as well as a new [[eight-core]] model. All models have the following features in common: | Mobile {{intel|Coffee Lake|l=arch}} refresh-based Xeon Es were introduced in early 2019. Those models feature higher turbo frequencies as well as a new [[eight-core]] model. All models have the following features in common: | ||
− | * ''' | + | * '''CPU:''' [[hexa-core]] with {{intel|Hyper-Threading}}, 12 MiB L3 |
* '''Mem:''' Up to 128 [[GiB]] of dual-channel [[DDR4]] at rates up to 2666 MT/s | * '''Mem:''' Up to 128 [[GiB]] of dual-channel [[DDR4]] at rates up to 2666 MT/s | ||
* '''I/O:''' PCIe Gen 3.0 x16 lanes | * '''I/O:''' PCIe Gen 3.0 x16 lanes |
Facts about "Xeon E - Intel"
designer | Intel + |
first announced | 2018 + |
first launched | 2018 + |
full page name | intel/xeon e + |
instance of | microprocessor family + |
instruction set architecture | x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Coffee Lake + |
name | Xeon E + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |