From WikiChip
Editing intel/xeon e
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 41: | Line 41: | ||
{{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. This was the first series of processors that are part of the Xeon E series and effectively superceed the previous {{intel|Xeon E3|Xeon E3 v6}} series based on {{intel|Kaby Lake DT|l=core}}. This series brought parts with up to 50% more cores (up to [[6 cores|6]] from [[4 cores|4]]) and some of the fastest clocks. It's worth noting that although they still use standard {{intel|LGA-1151|Socket LGA-1151}}, those parts are no longer backwards compatible with earlier 100/200-series [[chipsets]] and must be paired with an appropriate {{intel|cannon point|300-series chipset}}. All models have the following features in common: | {{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. This was the first series of processors that are part of the Xeon E series and effectively superceed the previous {{intel|Xeon E3|Xeon E3 v6}} series based on {{intel|Kaby Lake DT|l=core}}. This series brought parts with up to 50% more cores (up to [[6 cores|6]] from [[4 cores|4]]) and some of the fastest clocks. It's worth noting that although they still use standard {{intel|LGA-1151|Socket LGA-1151}}, those parts are no longer backwards compatible with earlier 100/200-series [[chipsets]] and must be paired with an appropriate {{intel|cannon point|300-series chipset}}. All models have the following features in common: | ||
− | + | * '''Mem:''' Up to 64 [[GiB]] of 2666 MT/s [[DDR4]] | |
− | * '''Mem:''' Up to | + | * '''I/O:''' PCIe Gen 3.0 x16 lanes |
− | * '''I/O:''' | ||
* '''TDP:''' 65-95 W | * '''TDP:''' 65-95 W | ||
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | * '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | ||
Line 87: | Line 86: | ||
{{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. All models have the following features in common: | {{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. All models have the following features in common: | ||
− | * ''' | + | * '''CPU:''' [[hexa-core]] with {{intel|Hyper-Threading}}, 12 MiB L3 |
− | * '''Mem:''' Up to | + | * '''Mem:''' Up to 64 [[GiB]] of 2666 MT/s [[DDR4]] |
* '''I/O:''' PCIe Gen 3.0 x16 lanes | * '''I/O:''' PCIe Gen 3.0 x16 lanes | ||
* '''TDP:''' 45 W | * '''TDP:''' 45 W | ||
Line 106: | Line 105: | ||
{{comp table header|main|8:Main processor|3:Integrated Graphics}} | {{comp table header|main|8:Main processor|3:Integrated Graphics}} | ||
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}} | {{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}} | ||
− | {{#ask: [[Category:microprocessor models by intel]] [[ | + | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[family::Xeon E]][[market segment::Mobile]] |
|?full page name | |?full page name | ||
|?model number | |?model number | ||
Line 125: | Line 124: | ||
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{comp table count|ask=[[Category:microprocessor models by intel]] [[ | + | {{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[family::Xeon E]][[market segment::Mobile]]}} |
</table> | </table> | ||
{{comp table end}} | {{comp table end}} | ||
Line 134: | Line 133: | ||
{{intel|Coffee Lake|l=arch}} refresh-based Xeon Es were introduced in May 2019. Those processors are identical to the prior generation but offer higher frequencies at the same price points. Addition, alog with refreshed parts, Intel also introduced [[eight-core]] parts. All models have the following features in common: | {{intel|Coffee Lake|l=arch}} refresh-based Xeon Es were introduced in May 2019. Those processors are identical to the prior generation but offer higher frequencies at the same price points. Addition, alog with refreshed parts, Intel also introduced [[eight-core]] parts. All models have the following features in common: | ||
− | + | * '''Mem:''' Up to 64 [[GiB]] of 2666 MT/s [[DDR4]] | |
− | * '''Mem:''' Up to | + | * '''I/O:''' PCIe Gen 3.0 x16 lanes |
− | * '''I/O:''' | ||
* '''TDP:''' 70-95 W | * '''TDP:''' 70-95 W | ||
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | * '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | ||
Line 150: | Line 148: | ||
{{comp table start}} | {{comp table start}} | ||
<table class="comptable sortable tc4 tc5 tc6 tc7 tc8 tc9 tc13"> | <table class="comptable sortable tc4 tc5 tc6 tc7 tc8 tc9 tc13"> | ||
− | {{comp table header|main|12:List of Coffee Lake | + | {{comp table header|main|12:List of Coffee Lake ER-based Xeon E Processors}} |
{{comp table header|main|8:Main processor|3:Integrated Graphics}} | {{comp table header|main|8:Main processor|3:Integrated Graphics}} | ||
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}} | {{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}} | ||
Line 173: | Line 171: | ||
}} | }} | ||
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[core name::Coffee Lake ER]]}} | {{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[core name::Coffee Lake ER]]}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
</table> | </table> | ||
{{comp table end}} | {{comp table end}} |
Facts about "Xeon E - Intel"
designer | Intel + |
first announced | 2018 + |
first launched | 2018 + |
full page name | intel/xeon e + |
instance of | microprocessor family + |
instruction set architecture | x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Coffee Lake + |
name | Xeon E + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |