From WikiChip
Editing intel/xeon e

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 41: Line 41:
 
{{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. This was the first series of processors that are part of the Xeon E series and effectively superceed the previous {{intel|Xeon E3|Xeon E3 v6}} series based on {{intel|Kaby Lake DT|l=core}}. This series brought parts with up to 50% more cores (up to [[6 cores|6]] from [[4 cores|4]]) and some of the fastest clocks. It's worth noting that although they still use standard {{intel|LGA-1151|Socket LGA-1151}}, those parts are no longer backwards compatible with earlier 100/200-series [[chipsets]] and must be paired with an appropriate {{intel|cannon point|300-series chipset}}. All models have the following features in common:
 
{{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. This was the first series of processors that are part of the Xeon E series and effectively superceed the previous {{intel|Xeon E3|Xeon E3 v6}} series based on {{intel|Kaby Lake DT|l=core}}. This series brought parts with up to 50% more cores (up to [[6 cores|6]] from [[4 cores|4]]) and some of the fastest clocks. It's worth noting that although they still use standard {{intel|LGA-1151|Socket LGA-1151}}, those parts are no longer backwards compatible with earlier 100/200-series [[chipsets]] and must be paired with an appropriate {{intel|cannon point|300-series chipset}}. All models have the following features in common:
  
−
* '''Proc:''' [[14 nm process]]
+
* '''Mem:''' Up to 64 [[GiB]] of 2666 MT/s [[DDR4]]
−
* '''Mem:''' Up to 128 [[GiB]] of dual-channel [[DDR4]] at rates up to 2666 MT/s
+
* '''I/O:''' PCIe Gen 3.0 x16 lanes
−
* '''I/O:''' x16 PCIe Gen 3.0 lanes
 
 
* '''TDP:''' 65-95 W
 
* '''TDP:''' 65-95 W
 
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2)
 
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2)
Line 58: Line 57:
 
<table class="comptable sortable tc4 tc5 tc6 tc7 tc8 tc9 tc13">
 
<table class="comptable sortable tc4 tc5 tc6 tc7 tc8 tc9 tc13">
 
{{comp table header|main|12:List of Coffee Lake E-based Xeon E Processors}}
 
{{comp table header|main|12:List of Coffee Lake E-based Xeon E Processors}}
−
{{comp table header|main|8:Main processor|3:Integrated Graphics}}
+
{{comp table header|main|8:Main processor|3:Integrated Graphics|1:Features}}
−
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}}
+
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo|{{intel|Hyper-threading|HT}}}}
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[core name::Coffee Lake E]]
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[core name::Coffee Lake E]]
 
  |?full page name
 
  |?full page name
Line 74: Line 73:
 
  |?integrated gpu base frequency
 
  |?integrated gpu base frequency
 
  |?integrated gpu max frequency
 
  |?integrated gpu max frequency
 +
|?has simultaneous multithreading
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
−
  |userparam=13
+
  |userparam=14:14
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
Line 87: Line 87:
 
{{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. All models have the following features in common:
 
{{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. All models have the following features in common:
  
−
* '''Proc:''' [[14 nm process]]
+
* '''CPU:''' [[hexa-core]] with {{intel|Hyper-Threading}}, 12 MiB L3
−
* '''Mem:''' Up to 128 [[GiB]] of dual-channel [[DDR4]] at rates up to 2666 MT/s
+
* '''Mem:''' Up to 64 [[GiB]] of 2666 MT/s [[DDR4]]
 
* '''I/O:''' PCIe Gen 3.0 x16 lanes
 
* '''I/O:''' PCIe Gen 3.0 x16 lanes
 
* '''TDP:''' 45 W
 
* '''TDP:''' 45 W
Line 106: Line 106:
 
{{comp table header|main|8:Main processor|3:Integrated Graphics}}
 
{{comp table header|main|8:Main processor|3:Integrated Graphics}}
 
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}}
 
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}}
−
{{#ask: [[Category:microprocessor models by intel]] [[core name::Coffee Lake H]] [[family::Xeon E]]
+
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[family::Xeon E]][[market segment::Mobile]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
Line 125: Line 125:
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
−
{{comp table count|ask=[[Category:microprocessor models by intel]] [[core name::Coffee Lake H]] [[family::Xeon E]]}}
+
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[family::Xeon E]][[market segment::Mobile]]}}
 
</table>
 
</table>
 
{{comp table end}}
 
{{comp table end}}
Line 134: Line 134:
 
{{intel|Coffee Lake|l=arch}} refresh-based Xeon Es were introduced in May 2019. Those processors are identical to the prior generation but offer higher frequencies at the same price points. Addition, alog with refreshed parts, Intel also introduced [[eight-core]] parts. All models have the following features in common:
 
{{intel|Coffee Lake|l=arch}} refresh-based Xeon Es were introduced in May 2019. Those processors are identical to the prior generation but offer higher frequencies at the same price points. Addition, alog with refreshed parts, Intel also introduced [[eight-core]] parts. All models have the following features in common:
  
−
* '''Proc:''' [[14 nm process]]
+
* '''Mem:''' Up to 64 [[GiB]] of 2666 MT/s [[DDR4]]
−
* '''Mem:''' Up to 128 [[GiB]] of dual-channel [[DDR4]] at rates up to 2666 MT/s
+
* '''I/O:''' PCIe Gen 3.0 x16 lanes
−
* '''I/O:''' x16 PCIe Gen 3.0 lanes
 
 
* '''TDP:''' 70-95 W
 
* '''TDP:''' 70-95 W
 
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2)
 
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2)
 
* '''Tech:''' {{intel|Turbo Boost}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|EPT}}, {{intel|SpeedStep}} (EIST), {{intel|TXT}}, {{intel|TSX}}, {{intel|vPro}}, Software Guard ({{intel|SGX}}), {{intel|Secure Key}}, Memory Protection ({{intel|MPX}}), and {{intel|OS Guard}}
 
* '''Tech:''' {{intel|Turbo Boost}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|EPT}}, {{intel|SpeedStep}} (EIST), {{intel|TXT}}, {{intel|TSX}}, {{intel|vPro}}, Software Guard ({{intel|SGX}}), {{intel|Secure Key}}, Memory Protection ({{intel|MPX}}), and {{intel|OS Guard}}
−
* '''GPU:''' {{intel|UHD Graphics P630}} @ 350 MHz with bursts of 1.2 GHz, ''non-G'' parts do not have a GPU
+
* '''GPU:''' {{intel|UHD Graphics P630}} @ 350 MHz with bursts of 1.15-1.2 GHz, ''non-G'' parts do not have a GPU
 
<!-- NOTE:  
 
<!-- NOTE:  
 
           This table is generated automatically from the data in the actual articles.
 
           This table is generated automatically from the data in the actual articles.
Line 150: Line 149:
 
{{comp table start}}
 
{{comp table start}}
 
<table class="comptable sortable tc4 tc5 tc6 tc7 tc8 tc9 tc13">
 
<table class="comptable sortable tc4 tc5 tc6 tc7 tc8 tc9 tc13">
−
{{comp table header|main|12:List of Coffee Lake Refresh-based Xeon E Processors}}
+
{{comp table header|main|12:List of Coffee Lake ER-based Xeon E Processors}}
 
{{comp table header|main|8:Main processor|3:Integrated Graphics}}
 
{{comp table header|main|8:Main processor|3:Integrated Graphics}}
 
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}}
 
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}}
Line 173: Line 172:
 
}}
 
}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[core name::Coffee Lake ER]]}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[core name::Coffee Lake ER]]}}
−
</table>
 
−
{{comp table end}}
 
−
 
−
==== Mobile ====
 
−
{{see also|intel/cores/coffee lake h|l1=Coffee Lake HR}}
 
−
Mobile {{intel|Coffee Lake|l=arch}} refresh-based Xeon Es were introduced in early 2019. Those models feature higher turbo frequencies as well as a new [[eight-core]] model. All models have the following features in common:
 
−
 
−
* '''Proc:''' [[14 nm process]]
 
−
* '''Mem:''' Up to 128 [[GiB]] of dual-channel [[DDR4]] at rates up to 2666 MT/s
 
−
* '''I/O:''' PCIe Gen 3.0 x16 lanes
 
−
* '''TDP:''' 45 W
 
−
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2)
 
−
* '''Tech:''' {{intel|Turbo Boost}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|EPT}}, {{intel|SpeedStep}} (EIST), {{intel|TXT}}, {{intel|TSX}}, {{intel|vPro}}, Software Guard ({{intel|SGX}}), {{intel|Secure Key}}, Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, Identity Protection ({{intel|IPT}}), {{intel|SIPP}}
 
−
* '''GPU:''' {{intel|UHD Graphics 630}} @ 350 MHz with bursts of 1.2-1.25 GHz
 
−
<!-- NOTE:
 
−
          This table is generated automatically from the data in the actual articles.
 
−
          If a microprocessor is missing from the list, an appropriate article for it needs to be
 
−
          created and tagged accordingly.
 
−
 
−
          Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
 
−
-->
 
−
{{comp table start}}
 
−
<table class="comptable sortable tc4 tc5 tc6 tc7 tc8">
 
−
{{comp table header|main|11:List of Coffee Lake Refresh-based Mobile Xeon E Processors}}
 
−
{{comp table header|main|8:Main processor|3:Integrated Graphics}}
 
−
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}}
 
−
{{#ask: [[Category:microprocessor models by intel]] [[core name::Coffee Lake HR]] [[family::Xeon E]]
 
−
|?full page name
 
−
|?model number
 
−
|?first launched
 
−
|?release price
 
−
|?core count
 
−
|?thread count
 
−
|?l3$ size
 
−
|?tdp
 
−
|?base frequency#GHz
 
−
|?turbo frequency (1 core)#GHz
 
−
|?integrated gpu
 
−
|?integrated gpu base frequency
 
−
|?integrated gpu max frequency
 
−
|format=template
 
−
|template=proc table 3
 
−
|userparam=13
 
−
|mainlabel=-
 
−
}}
 
−
{{comp table count|ask=[[Category:microprocessor models by intel]] [[core name::Coffee Lake HR]] [[family::Xeon E]]}}
 
 
</table>
 
</table>
 
{{comp table end}}
 
{{comp table end}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_e"
Facts about "Xeon E - Intel"
RDF feed
designerIntel +
first announced2018 +
first launched2018 +
full page nameintel/xeon e +
instance ofmicroprocessor family +
instruction set architecturex86-64 +
main designerIntel +
manufacturerIntel +
microarchitectureCoffee Lake +
nameXeon E +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +