From WikiChip
Editing intel/xeon e
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 29: | Line 29: | ||
== Overview == | == Overview == | ||
− | + | Introduced in early [[2018]], the Xeon E family succeeds the prior {{\\|Xeon E3}} family of desktop and mobile workstation microprocessors. Those processors generally have all available features such as vPro and ECC memory. | |
− | |||
− | |||
− | |||
− | |||
== Members == | == Members == | ||
− | === E- | + | === E-2000 Series (Coffee Lake) === |
==== Desktop ==== | ==== Desktop ==== | ||
− | {{see also|intel/cores/coffee lake | + | {{see also|intel/cores/coffee lake s|l1=Coffee Lake E}} |
− | {{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. | + | {{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. Although they still use standard {{intel|LGA-1151|Socket LGA-1151}}, those parts are no longer backwards compatible with earlier 100/200-series [[chipsets]] and must be paired with an appropriate {{intel|300-series chipset}}. All models have the following features in common: |
− | + | * '''Mem:''' Up to 64 [[GiB]] of 2666 MT/s [[DDR4]] | |
− | * '''Mem:''' Up to | + | * '''I/O:''' PCIe Gen 3.0 x16 lanes |
− | * '''I/O:''' | + | * '''TDP:''' 72-80 W |
− | * '''TDP:''' | ||
* '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | * '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | ||
− | * '''Tech:''' {{intel|Turbo Boost}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|EPT}}, {{intel|SpeedStep}} (EIST), {{intel|TXT}}, {{intel|TSX}}, {{intel|vPro}}, Software Guard ({{intel|SGX}}), {{intel|Secure Key}}, Memory Protection ({{intel|MPX}}), | + | * '''Tech:''' {{intel|Turbo Boost}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|EPT}}, {{intel|SpeedStep}} (EIST), {{intel|TXT}}, {{intel|TSX}}, {{intel|vPro}}, Software Guard ({{intel|SGX}}), {{intel|Secure Key}}, Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, Identity Protection ({{intel|IPT}}), {{intel|SIPP}} |
− | * '''GPU:''' {{intel|UHD Graphics P630}} @ 350 MHz with bursts of 1.15-1.2 GHz | + | * '''GPU:''' {{intel|UHD Graphics P630}} @ 350 MHz with bursts of 1.15-1.2 GHz |
<!-- NOTE: | <!-- NOTE: | ||
This table is generated automatically from the data in the actual articles. | This table is generated automatically from the data in the actual articles. | ||
Line 56: | Line 51: | ||
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable tc4 tc5 tc6 tc7 tc8 | + | <table class="comptable sortable tc4 tc5 tc6 tc7 tc8"> |
− | {{comp table header|main| | + | {{comp table header|main|11:List of Coffee Lake-based Xeon E Processors}} |
{{comp table header|main|8:Main processor|3:Integrated Graphics}} | {{comp table header|main|8:Main processor|3:Integrated Graphics}} | ||
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}} | {{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}} | ||
Line 64: | Line 59: | ||
|?model number | |?model number | ||
|?first launched | |?first launched | ||
− | |? | + | |?price |
|?core count | |?core count | ||
|?thread count | |?thread count | ||
Line 87: | Line 82: | ||
{{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. All models have the following features in common: | {{intel|Coffee Lake|l=arch}}-based Xeon Es were introduced in early 2018. All models have the following features in common: | ||
− | * ''' | + | * '''CPU:''' [[hexa-core]] with {{intel|Hyper-Threading}}, 12 MiB L3 |
− | * '''Mem:''' Up to | + | * '''Mem:''' Up to 64 [[GiB]] of 2666 MT/s [[DDR4]] |
* '''I/O:''' PCIe Gen 3.0 x16 lanes | * '''I/O:''' PCIe Gen 3.0 x16 lanes | ||
* '''TDP:''' 45 W | * '''TDP:''' 45 W | ||
Line 106: | Line 101: | ||
{{comp table header|main|8:Main processor|3:Integrated Graphics}} | {{comp table header|main|8:Main processor|3:Integrated Graphics}} | ||
{{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}} | {{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}} | ||
− | + | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[family::Xeon E]][[market segment::Mobile]] | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[ | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
|?first launched | |?first launched | ||
− | |? | + | |?price |
|?core count | |?core count | ||
|?thread count | |?thread count | ||
Line 218: | Line 120: | ||
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{comp table count|ask=[[Category:microprocessor models by intel]] [[ | + | {{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[family::Xeon E]][[market segment::Mobile]]}} |
</table> | </table> | ||
{{comp table end}} | {{comp table end}} |
Facts about "Xeon E - Intel"
designer | Intel + |
first announced | 2018 + |
first launched | 2018 + |
full page name | intel/xeon e + |
instance of | microprocessor family + |
instruction set architecture | x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Coffee Lake + |
name | Xeon E + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |