From WikiChip
Editing intel/microarchitectures/tremont
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 36: | Line 36: | ||
|extension 23=SHA | |extension 23=SHA | ||
|core name=Elkhart Lake | |core name=Elkhart Lake | ||
− | |core name 2 | + | |core name 2=Skyhawk Lake |
− | |||
− | |||
− | |||
|predecessor=Goldmont Plus | |predecessor=Goldmont Plus | ||
|predecessor link=intel/microarchitectures/goldmont plus | |predecessor link=intel/microarchitectures/goldmont plus | ||
Line 54: | Line 51: | ||
|- | |- | ||
| Jacobsville || {{intel|Elkhart Lake|l=core}} || {{intel|Mule Creek Canyon|l=chipset}} | | Jacobsville || {{intel|Elkhart Lake|l=core}} || {{intel|Mule Creek Canyon|l=chipset}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|} | |} | ||
Line 95: | Line 86: | ||
== Architecture == | == Architecture == | ||
− | + | {{future information}} | |
=== Key changes from {{\\|Goldmont Plus}} === | === Key changes from {{\\|Goldmont Plus}} === | ||
− | * | + | * Graphics |
− | * | + | ** {{intel|Gen 11|l=arch}} |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | * | ||
− | |||
− | |||
− | |||
− | |||
− | |||
====New instructions ==== | ====New instructions ==== | ||
Line 124: | Line 101: | ||
* User wait instructions: TPAUSE, UMONITOR, UMWAIT | * User wait instructions: TPAUSE, UMONITOR, UMWAIT | ||
* Split Lock Detection - detection and cause an exception for split locks | * Split Lock Detection - detection and cause an exception for split locks | ||
− | |||
− | |||
− | |||
− |
Facts about "Tremont - Microarchitectures - Intel"
codename | Tremont + |
designer | Intel + |
first launched | 2019 + |
full page name | intel/microarchitectures/tremont + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Tremont + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |