From WikiChip
Editing intel/microarchitectures/rocket lake

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 5: Line 5:
 
|designer=Intel
 
|designer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
−
|introduction=March 16, 2021
 
 
|process=14 nm
 
|process=14 nm
 
|cores=4
 
|cores=4
−
|cores 2=6
 
−
|cores 3=8
 
 
|type=Superscalar
 
|type=Superscalar
 
|type 2=Superpipeline
 
|type 2=Superpipeline
Line 49: Line 46:
 
|extension 29=SGX
 
|extension 29=SGX
 
|extension 30=MPX
 
|extension 30=MPX
−
|extension 31=AVX512F
+
|l1i=32 KiB
−
|extension 32=SHA
 
−
|l1i=48 KiB
 
 
|l1i per=core
 
|l1i per=core
−
|l1i desc=12-way set associative
+
|l1i desc=8-way set associative
 
|l1d=32 KiB
 
|l1d=32 KiB
 
|l1d per=core
 
|l1d per=core
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
−
|l2=512 KiB
+
|l2=256 KiB
 
|l2 per=core
 
|l2 per=core
−
|l2 desc=8-way set associative
+
|l2 desc=4-way set associative
 
|l3=2 MiB
 
|l3=2 MiB
 
|l3 per=core
 
|l3 per=core
−
|l3 desc=16-way set associative
+
|l3 desc=Up to 16-way set associative
−
|core name=Cypress Cove
+
|l4=128 MiB
 +
|l4 per=package
 +
|l4 desc=on Iris Pro GPUs only
 
|predecessor=Comet Lake
 
|predecessor=Comet Lake
 
|predecessor link=intel/microarchitectures/comet lake
 
|predecessor link=intel/microarchitectures/comet lake
−
|successor=Alder Lake
 
−
|successor link=intel/microarchitectures/alder_lake
 
−
|contemporary=Tiger Lake
 
−
|contemporary link=intel/microarchitectures/tiger_lake
 
 
}}
 
}}
−
'''Rocket Lake''' ('''RKL''') is a [[microarchitecture]] designed by [[Intel]] as a successor to {{\\|Comet Lake}} for desktops and single-socket servers.
+
'''Rocket Lake''' ('''RKL''') is a planned [[microarchitecture]] designed by [[Intel]] as a successor to {{\\|Comet Lake}} for desktops and high-performance mobile devices.
  
  
Line 85: Line 78:
  
 
== Brands ==
 
== Brands ==
−
Intel has released Rocket Lake under the following brand families:
+
Intel is expected to release Comet Lake under 3 main brand families:
  
 
{| class="wikitable tc4 tc5 tc6 tc7 tc8" style="text-align: center;"
 
{| class="wikitable tc4 tc5 tc6 tc7 tc8" style="text-align: center;"
Line 91: Line 84:
 
! rowspan="2" | Logo !! rowspan="2" | Family !! rowspan="2" | General Description !! colspan="6" | Differentiating Features
 
! rowspan="2" | Logo !! rowspan="2" | Family !! rowspan="2" | General Description !! colspan="6" | Differentiating Features
 
|-
 
|-
−
! Cores !! {{intel|Hyper-Threading|HT}} !! {{x86|AVX}} !! {{x86|AVX2}} !! {{x86|AVX512}} !! {{intel|Thermal Velocity Boost|TVB}} !! [[ECC]]
+
! Cores !! {{intel|Hyper-Threading|HT}} !! {{x86|AVX}} !! {{x86|AVX2}} !! {{intel|Turbo Boost|TBT}} !! [[ECC]]
 
|-
 
|-
−
| [[File:core i5 logo (2020).png|50px|link=intel/core_i5]] || {{intel|Core i5}} || Mid-range Performance || [[hexa-core|Hexa]] || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}} || {{tchk|no}}
+
| [[File:core i3 logo (2015).png|50px|link=intel/core_i3]] || {{intel|Core i3}} || Low-end Performance || ||  
 
|-
 
|-
−
| [[File:core i7 logo (2020).png|50px|link=intel/core_i7]] || {{intel|Core i7}} || High-end Performance || [[octa-core|Octa]] || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}} || {{tchk|no}}
+
| [[File:core i5 logo (2015).png|50px|link=intel/core_i5]] || {{intel|Core i5}} || Mid-range Performance || ||  
 
|-
 
|-
−
| [[File:core i9 logo (2020).png|50px|link=intel/core_i9]] || {{intel|Core i9}} || High-end Performance || [[octa-core|Octa]] || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}}
+
| [[File:core i7 logo (2015).png|50px|link=intel/core_i7]] || {{intel|Core i7}} || High-end Performance || ||  
−
|-
 
−
| [[File:xeon logo (2021).png|50px|link=intel/xeon]] || {{intel|Xeon}} || 1S Server & Workstation || [[quad-core|4]]-[[octa-core|8]] || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}} || {{tchk|yes}}
 
 
|}
 
|}
  
 
== Release Dates ==
 
== Release Dates ==
−
Rocket Lake was officially introduced on March 16, 2021 and went on sale from March 30, 2021.
+
Rocket Lake is expected to be released in Q4 2020 or Q1 2021.
−
Limited quantities of the Core i7-11700K were (accidentally?) available through the German reseller Mindfactory on March 6, 2021.
 
−
 
 
−
The Xeon W-1300 Line using Rocket Lake is expected to be officially launched in Q3/2021.
 
  
 
== Compatibility==
 
== Compatibility==
 
{{empty section}}
 
{{empty section}}
−
Rocket Lake will feature the same LGA1200 socket as Comet Lake. Rocket Lake is backwards compatible with [[Comet Lake]]. Rocket Lake will have new motherboards and a new 500 series chipset. Rocket Lake will not be compatible with Alder Lake.
 
  
 
== Compiler support ==
 
== Compiler support ==
Line 117: Line 104:
 
! Compiler !! Arch-Specific || Arch-Favorable
 
! Compiler !! Arch-Specific || Arch-Favorable
 
|-
 
|-
−
| [[ICC]] || <code>-march=?</code> || <code>-mtune=?</code>
+
| [[ICC]] || <code>-march=skylake</code> || <code>-mtune=skylake</code>
 
|-
 
|-
−
| [[GCC]] || <code>-march=rocketlake</code> || <code>-mtune=rocketlake</code>
+
| [[GCC]] || <code>-march=skylake</code> || <code>-mtune=skylake</code>
 
|-
 
|-
−
| [[LLVM]] || <code>-march=?</code> || <code>-mtune=?</code>
+
| [[LLVM]] || <code>-march=skylake</code> || <code>-mtune=skylake</code>
 
|-
 
|-
−
| [[Visual Studio]] || <code>/arch:AVX512</code> || <code>/?</code>
+
| [[Visual Studio]] || <code>/arch:AVX2</code> || <code>/tune:skylake</code>
 
|}
 
|}
  
 
=== CPUID ===
 
=== CPUID ===
−
{{further|intel/cpuid|l1=Intel CPUIDs}}
+
{{empty section}}
−
{| class="wikitable tc1 tc2 tc3 tc4 tc5"
 
−
! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model !! Stepping
 
−
|-
 
−
| rowspan="2" | {{intel|Rocket Lake S|S|l=core}} || 0 || 0x6 || 0xA || 0x7 || 0x0-0x1
 
−
|-
 
−
| colspan="5" | Family 6 Model 167 Stepping 0-1<br>Stepping: A0=0, B0=1
 
−
|}
 
  
 
== Architecture ==
 
== Architecture ==
−
=== Key changes from {{\\|Comet Lake}}===
+
=== Key changes from {{\\|Coffee Lake}}===
−
{{future information}}
+
{{empty section}}
−
* Core
 
−
** {{\\|Skylake}} '''➡''' {{\\|Cypress Cove}}
 
−
 
 
−
* GPU
 
−
** {{intel|Gen 9.5|l=arch}} '''➡''' {{intel|Gen12|l=arch}} (Xe)
 
−
** 32 EUs up from 24 EUs
 
−
 
 
−
* Display
 
−
** [[DisplayPort]] 1.4a (from DisplayPort 1.2)
 
−
** [[HDMI]] 2.0b (from HDMI 1.4b)
 
−
 
 
−
* I/O
 
−
** PCIe 4.0 (from 3.0)
 
−
 
 
−
* Memory
 
−
** Faster memory for mainstream desktops (i.e., {{intel|Rocket Lake S|l=core}}) DDR4-3200 (from DDR4-2933)
 
−
 
 
−
* Chipset
 
−
** {{intel|Cannon Point|400 Series chipset|l=chipset}} → {{intel|Rocket Point|500 Series chipset|l=chipset}}
 
−
*** 2.5G Ethernet (Foxville) support
 
−
*** Integrated WiFi 6 AX201 (GiG+) support via {{intel|CNVi}}
 
−
 
 
−
* Packaging
 
−
** [[Die thinning]] on top-end SKUs for better heat removal
 
  
 
== See also ==
 
== See also ==
 +
* AMD {{amd|Zen 2|l=arch}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

This page is a member of 1 hidden category:

Retrieved from "https://en.wikichip.org/wiki/intel/microarchitectures/rocket_lake"
Facts about "Rocket Lake - Microarchitectures - Intel"
RDF feed
codenameRocket Lake +
core count4 +, 6 + and 8 +
designerIntel +
first launchedMarch 16, 2021 +
full page nameintel/microarchitectures/rocket lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameRocket Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +