From WikiChip
Editing intel/microarchitectures/p6
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 9: | Line 9: | ||
| process = 350 nm | | process = 350 nm | ||
| process 2 = 250 nm | | process 2 = 250 nm | ||
− | |isa=x86-32 | + | |isa=x86-16 |
+ | |isa 2=x86-32 | ||
| succession = Yes | | succession = Yes |
Facts about "P6 - Microarchitectures - Intel"
codename | P6 + |
designer | Intel + |
first launched | October 1995 + |
full page name | intel/microarchitectures/p6 + |
instance of | microarchitecture + |
instruction set architecture | x86-32 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | P6 + |
phase-out | December 2000 + |
process | 350 nm (0.35 μm, 3.5e-4 mm) + and 250 nm (0.25 μm, 2.5e-4 mm) + |