Editing intel/microarchitectures/goldmont plus

{{intel title|Goldmont Plus|arch}}
{{microarchitecture
|atype=CPU
|name=Goldmont Plus
|designer=Intel
|manufacturer=Intel
|introduction=December 11, 2017
|process=14 nm
|cores=2
|cores 2=4
|type=Superscalar
|oooe=Yes
|speculative=Yes
|renaming=Yes
|isa=x86-64
|extension=MOVBE
|extension 2=MMX
|extension 3=SSE
|extension 4=SSE2
|extension 5=SSE3
|extension 6=SSSE3
|extension 7=SSE4.1
|extension 8=SSE4.2
|extension 9=POPCNT
|extension 10=AES
|extension 11=PCLMUL
|extension 12=RDRND
|extension 13=SHA
|l1i=32 KiB
|l1i per=Core
|l1i desc=8-way set associative
|l1d=24 KiB
|l1d per=Core
|l1d desc=6-way set associative
|l2=4 MiB
|l2 per=4 Cores
|l2 desc=16-way set associative
|core name=Gemini Lake
|predecessor=Goldmont
|predecessor link=intel/microarchitectures/goldmont
|successor=Tremont
|successor link=intel/microarchitectures/tremont
}}
'''Goldmont Plus''' ('''GLM+''', '''GLP''') is [[Intel]]'s [[14 nm]] [[microarchitecture]] of [[system on chip]]s for the ultra-low power (ULP) devices serving as a successor to {{\\|Goldmont}}. Goldmont Plus-based processors and SoCs are part of the {{intel|Atom}}, {{intel|Pentium Silver}}, and {{intel|Celeron}} families.

== Codenames ==
{| class="wikitable"
|-
! Core !! Abbrev !! Target
|-
| {{intel|Gemini Lake}} || GLK || Low-power PCs, tablets, and embedded devices
|}

== Brands ==
Intel released Goldmont Plus under 2 main brand families:

{| class="wikitable tc4 tc5 tc6 tc7 tc8"
|-
! rowspan="2" | Logo !! rowspan="2" | Family !! rowspan="2" | General Description !! colspan="7" | Differentiating Features
|-
! Cores !! {{intel|Hyper-Threading|HT}} !! {{x86|AES}} !! {{x86|SHA}} !! {{x86|AVX}} !! {{intel|Turbo Boost|TBT}} !! [[ECC]]
|-
| [[File:intel celeron (2015).png|50px|link=intel/celeron]] || {{intel|Celeron}} || style="text-align: left;" | Entry-level Budget || [[2 cores|2]]-[[4 cores|4]] || {{tchk|no}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}} || {{tchk|no}} || {{tchk|no}}
|-
| rowspan="2" | [[File:intel pentium silver logo (2017).png|50px|link=intel/pentium_silver]] || rowspan="2" | {{intel|Pentium Silver}} || style="text-align: left;" | Budget || rowspan="2" | [[4 cores|4]] || {{tchk|no}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}} || {{tchk|no}} || {{tchk|no}}
|}

== Release Dates ==
Goldmont Plus processors were launched on December 11, 2017 for desktop, mobile and embedded devices. Server-based parts are expected to be introduced in 2018.

== Technology ==
Goldmont Plus, like its predecessor, is manufactured on Intel's original [[14 nm process]] (as opposed to 14nm+ or 14nm++).

== Compiler support ==
{{future information}}
{| class="wikitable"
|-
! Compiler !! Arch-Specific || Arch-Favorable
|-
| [[ICC]] || <code>-march=goldmont</code> || <code>-mtune=goldmont</code>
|-
| [[GCC]] || <code>-march=goldmont</code> || <code>-mtune=goldmont</code>
|-
| [[LLVM]] || <code>-march=goldmont</code> || <code>-mtune=goldmont</code>
|-
| [[Visual Studio]] || <code>?</code> || <code>?</code>
|}

=== CPUID ===
{| class="wikitable tc1 tc2 tc3 tc4"
! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model
|-
| rowspan="2" | {{intel|Gemini Lake|l=core}} || 0 || 6 || 7 || 10
|-
| colspan="4" | Family 6 Model 10
|}

== Architecture ==
Despite the name "Goldmont Plus", this microarchitecture is a very large implementational jump from "Goldmont" with improvements across the board from the caches to a wider pipeline.
[https://hexus.net/media/uploaded/2017/12/974132cc-e2a7-4e0d-abcc-4738a7de767d.jpg arhitecture]
=== Key changes from {{\\|Goldmont}} ===
* Core
** Front End
*** Enhanced branch prediction
** Back End
*** 4-way allocation (from 3)
*** 4-way retire (from 3)
** Larger reservation station
** Larger ROB
** Execution Units
** Wider integer execution unit
** New dedicated JEU port
*** Supports faster branch redirection.
** Radix-1024 floating point divider for fast scalar/packed single, double and extended precision floating point divides
** Improved {{x86|AES}} instruction latency and throughput.
** Memory Subsystem
*** 64 KiB 2nd level pre-decode cache (from 16 KiB)
*** Larger load buffer
*** Larger store buffer
*** Improved store-to-load forwarding latency store data from register
*** New STLB
**** Shared by instruction and data
*** Paging Cache Enhancements (PxE/ePxE caches)
* Cache
** 4 MiB L2 per quad core module (Up from 1 MiB per duplex)
* Graphics
** {{intel|Gen 9.5|l=arch}} execution engines, {{intel|Gen 10|l=arch}} Display
* New Integration
** {{intel|CNVi|Integrated Connectivity CNVi}}
*** Supports up to Wireless-AC CRFs
** HDMI 2.0 (from 1.4a)
*** 2160p (4K) @ 60 Hz (from 24 Hz)
** VP9 10-bit Profile2 hardware decoding
** HD Graphics 50x '''→''' UHD Graphics 60x
*** {{intel|HD Graphics 505}} '''→''' {{intel|UHD Graphics 605}} (Pentium Silver J/N 5xxx with 18EU)
*** {{intel|HD Graphics 500}} '''→''' {{intel|UHD Graphics 600}} (Celeron J/N 4xxx with 12EU)

====New instructions ====
Goldmont Plus introduced a number of {{x86|extensions|new instructions}}:

* {{x86|SGX1|<code>SGX1</code>}} - Software Guard Extensions, Version 1
* {{x86|UMIP|<code>UMIP</code>}} - User-mode instruction prevention
* {{x86|PTWRITE|<code>PTWRITE</code>}} - Trace logger write user data
* {{x86|RDPID|<code>RDPID</code>}} - Read Processor ID

=== Block Diagram ===
{{empty section}}
=== Memory Hierarchy ===
* Cache
** Hardware prefetchers
** L1 Cache:
*** 32 [[KiB]] 8-way [[set associative]] instruction, 64 B line size
*** 24 KiB 6-way set associative data, 64 B line size
*** Per core
** L2 Cache:
*** 2 MiB 16-way set associative, 64 B line size
*** Per 2 cores
** L3 Cache:
*** No level 3 cache
** RAM
*** Maximum of 1 [[GiB]], 2 GiB, 4 GiB, 8 GiB
*** dual 32-bit channels, 1 or 2 ranks per channel

=== Multithreading ===
Goldmont Plus, like {{\\|Goldmont}} has no support for Intel Hyper-Threading Technology.

== New Integration ==
=== Integrated Connectivity (CNVi) ===
{{main|intel/cnvi|l1=CNVi}}
A new integration to Goldmont Plus is '''Integrated Connectivity''' ('''CNVi''') which is an architecture for wireless connectivity devices. CNVi attempts to simplify vendors bill of material (BOM) size and cost by integrating the majority of the expensive functionality found in an RF chip. The only thing not integrated are the actual analog and RF functions which come from a relatively inexpensive companion RF (CRF) module connected via a standard [[M.2]] card and provides support for things such as [[IEEE 802.11ac]].

== All Goldmont Plus Chips ==
<!-- NOTE: 
           This table is generated automatically from the data in the actual articles.
           If a microprocessor is missing from the list, an appropriate article for it needs to be
           created and tagged accordingly.

           Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
-->
{{comp table start}}
<table class="comptable sortable tc5 tc6 tc7">
{{comp table header|main|12:List of Goldmont Plus-based Processors}}
{{comp table header|main|9:Main processor|3:GPU}}
{{comp table header|cols|Family|Price|Launched|Cores|%L2$|%TDP|%SDP|%Base|%Turbo|Name|%Base|%Turbo}}
{{comp table header|lsep|12:Desktop}}
{{#ask: [[Category:microprocessor models by intel]] [[microarchitecture::Goldmont Plus]] [[market segment::Desktop]]
 |?full page name
 |?model number
 |?microprocessor family
 |?release price
 |?first launched
 |?core count
 |?l2$ size
 |?tdp
 |?sdp
 |?base frequency
 |?turbo frequency (1 core)#MHz
 |?integrated gpu
 |?integrated gpu base frequency
 |?integrated gpu max frequency
 |format=template
 |template=proc table 3
 |userparam=14
 |mainlabel=-
}}
{{comp table header|lsep|12:Mobile}}
{{#ask: [[Category:microprocessor models by intel]] [[microarchitecture::Goldmont Plus]] [[market segment::Mobile]]
 |?full page name
 |?model number
 |?microprocessor family
 |?release price
 |?first launched
 |?core count
 |?l2$ size
 |?tdp
 |?sdp
 |?base frequency
 |?turbo frequency (1 core)#MHz
 |?integrated gpu
 |?integrated gpu base frequency
 |?integrated gpu max frequency
 |format=template
 |template=proc table 3
 |userparam=14
 |mainlabel=-
}}
{{comp table count|ask=[[Category:microprocessor models by intel]][[microarchitecture::Goldmont Plus]]}}
</table>
{{comp table end}}
@@ Line 26: / Line 26: @@
 |extension 11=PCLMUL
 |extension 12=RDRND
-|extension 13=XSAVE
+|extension 13=SHA
-|extension 14=XSAVEOPT
-|extension 15=FSGSBASE
-|extension 16=PTWRITE
-|extension 17=RDPID
-|extension 18=SGX
-|extension 19=UMIP
-|extension 20=SHA
 |l1i=32 KiB
 |l1i per=Core
@@ Line 44: / Line 37: @@
 |l2 desc=16-way set associative
 |core name=Gemini Lake
-|core name 2=Gemini Lake Refresh
 |predecessor=Goldmont
 |predecessor link=intel/microarchitectures/goldmont
@@ Line 58: / Line 50: @@
 |-
 | {{intel|Gemini Lake}} || GLK || Low-power PCs, tablets, and embedded devices
-|-
-| {{intel|Gemini Lake Refresh}} || GLK || Low-power PCs, tablets, and embedded devices
 |}
@@ Line 101: / Line 91: @@
 ! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model
 |-
-| rowspan="2" | {{intel|Gemini Lake|l=core}} || 0 || 0x6 || 0x7 || 0xA
+| rowspan="2" | {{intel|Gemini Lake|l=core}} || 0 || 6 || 7 || 10
 |-
-| colspan="4" | Family 6 Model 122
+| colspan="4" | Family 6 Model 10
 |}
 == Architecture ==
 Despite the name "Goldmont Plus", this microarchitecture is a very large implementational jump from "Goldmont" with improvements across the board from the caches to a wider pipeline.
+[https://hexus.net/media/uploaded/2017/12/974132cc-e2a7-4e0d-abcc-4738a7de767d.jpg arhitecture]
 === Key changes from {{\\|Goldmont}} ===
 * Core
@@ Line 118: / Line 109: @@
 ** Larger ROB
 ** Execution Units
-*** POPF latency reduced from ~80 to ~40 cycles
-*** Vector divisions and square roots are faster
-*** AES operations: latency reduced from 6 to 4 cycles, throughput increased to 1 op/cycle
-*** SHL, SHR, SAR, ROL and ROR with counter in CL: latency reduced from 2 to 1
 ** Wider integer execution unit
 ** New dedicated JEU port
@@ Line 169: / Line 156: @@
 *** 2 MiB 16-way set associative, 64 B line size
 *** Per 2 cores
-*** 32B/cycle, 19 cycle latency
 ** L3 Cache:
 *** No level 3 cache
codename	Goldmont Plus +
core count	2 + and 4 +
designer	Intel +
first launched	December 11, 2017 +
full page name	intel/microarchitectures/goldmont plus +
instance of	microarchitecture +
instruction set architecture	x86-64 +
manufacturer	Intel +
microarchitecture type	CPU +
name	Goldmont Plus +
process	14 nm (0.014 μm, 1.4e-5 mm) +