From WikiChip
Editing intel/microarchitectures/goldmont
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Goldmont|arch}} | {{intel title|Goldmont|arch}} | ||
{{microarchitecture | {{microarchitecture | ||
− | + | | name = Goldmont | |
− | |name=Goldmont | + | | designer = Intel |
− | |designer=Intel | + | | manufacturer = Intel |
− | |manufacturer=Intel | + | | introduction = August 30, 2016 |
− | |introduction=August 30, 2016 | + | | phase-out = |
− | |process=14 nm | + | | process = 14 nm |
− | |cores=2 | + | | cores = 2 |
− | |cores 2=4 | + | | cores 2 = 4 |
− | |cores 3=8 | + | | cores 3 = 8 |
− | | | + | |
− | | | + | | pipeline = Yes |
− | | | + | | type = Superscalar |
− | |speculative=Yes | + | | OoOE = Yes |
− | |renaming=Yes | + | | speculative = Yes |
− | |stages min=12 | + | | renaming = Yes |
− | |stages max=14 | + | | isa = IA-32 |
− | | | + | | isa 2 = x86-64 |
− | |extension=MOVBE | + | | stages min = 12 |
− | |extension 2=MMX | + | | stages max = 14 |
− | |extension 3=SSE | + | | issues = 2 |
− | |extension 4=SSE2 | + | |
− | |extension 5=SSE3 | + | | inst = Yes |
− | |extension 6=SSSE3 | + | | feature = |
− | |extension 7=SSE4.1 | + | | extension = MOVBE |
− | |extension 8=SSE4.2 | + | | extension 2 = MMX |
− | |extension 9=POPCNT | + | | extension 3 = SSE |
− | |extension 10=AES | + | | extension 4 = SSE2 |
− | |extension 11=PCLMUL | + | | extension 5 = SSE3 |
− | |extension 12=RDRND | + | | extension 6 = SSSE3 |
− | + | | extension 7 = SSE4.1 | |
− | | | + | | extension 8 = SSE4.2 |
− | + | | extension 9 = POPCNT | |
− | + | | extension 10 = AES | |
− | |l1i=32 | + | | extension 11 = PCLMUL |
− | |l1i per=Core | + | | extension 12 = RDRND |
− | |l1i desc=8-way set associative | + | |
− | |l1d=24 | + | | cache = Yes |
− | |l1d per=Core | + | | l1i = 32 KB |
− | |l1d desc=6-way set associative | + | | l1i per = Core |
− | |l2=1 | + | | l1i desc = 8-way set associative |
− | |l2 per=2 Cores | + | | l1d = 24 KB |
− | |l2 desc=16-way set associative | + | | l1d per = Core |
− | |core name=Apollo Lake | + | | l1d desc = 6-way set associative |
− | |core name 2= | + | | l2 = 1 MB |
− | |predecessor=Airmont | + | | l2 per = 2 Cores |
− | |predecessor link=intel/microarchitectures/airmont | + | | l2 desc = 16-way set associative |
− | |successor= | + | |
− | |successor link= | + | | core names = Yes |
+ | | core name = Apollo Lake | ||
+ | | core name 2 = | ||
+ | | core name N = | ||
+ | |||
+ | | succession = Yes | ||
+ | | predecessor = Airmont | ||
+ | | predecessor link = intel/microarchitectures/airmont | ||
+ | | successor = | ||
+ | | successor link = | ||
}} | }} | ||
− | '''Goldmont''' | + | '''Goldmont''' is [[Intel]]'s [[14 nm]] [[microarchitecture]] of [[system on chip]]s for the ultra-low power (ULP) devices. Goldmont-based processors and SoCs are part of the {{intel|Atom}}, {{intel|Pentium (2009)|Pentium}}, and {{intel|Celeron}} families. Goldmont superseded {{intel|Airmont}} in August of 2016. With Goldmont, Intel stopped targeting smartphones altogether, cancelling the related cores and SKUs. |
− | |||
== Codenames == | == Codenames == | ||
Line 58: | Line 66: | ||
! Platform !! Core !! Target | ! Platform !! Core !! Target | ||
|- | |- | ||
− | + | | {{intel|Apollo Lake}} || {{intel|Apollo Lake}} || Tablets, Entry-level PCs | |
− | + | |- style="text-decoration: line-through;" | |
− | + | | {{intel|Willow Trail}} || {{intel|Willow Trail}} || Lightweight Tablets & high-end smartphone | |
− | |- | ||
− | |||
|- style="text-decoration: line-through;" | |- style="text-decoration: line-through;" | ||
− | | {{intel|Morganfield | + | | {{intel|Morganfield}} || {{intel|Broxton}} || Smartphone |
|} | |} | ||
Line 72: | Line 78: | ||
== Architecture == | == Architecture == | ||
− | + | Not much is currently know about the architecture from goldmont and keychanges from Airmont. | |
=== Key changes from {{intel|Airmont}} === | === Key changes from {{intel|Airmont}} === | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
* Gen 9 GPUs | * Gen 9 GPUs | ||
** {{intel|HD Graphics 400}} '''→''' {{intel|HD Graphics 500}} (12 Execution Units, no change) | ** {{intel|HD Graphics 400}} '''→''' {{intel|HD Graphics 500}} (12 Execution Units, no change) | ||
** {{intel|HD Graphics 405}} '''→''' {{intel|HD Graphics 505}} (18 Execution Units, up from 16) | ** {{intel|HD Graphics 405}} '''→''' {{intel|HD Graphics 505}} (18 Execution Units, up from 16) | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
=== Block Diagram === | === Block Diagram === | ||
Line 115: | Line 91: | ||
** Hardware prefetchers | ** Hardware prefetchers | ||
** L1 Cache: | ** L1 Cache: | ||
− | *** 32 | + | *** 32 KB 8-way [[set associative]] instruction, 64 B line size |
− | *** 24 | + | *** 24 KB 6-way set associative data, 64 B line size |
*** Per core | *** Per core | ||
** L2 Cache: | ** L2 Cache: | ||
− | *** 1 | + | *** 1 MB 16-way set associative, 64 B line size |
*** Per 2 cores | *** Per 2 cores | ||
− | |||
** L3 Cache: | ** L3 Cache: | ||
*** No level 3 cache | *** No level 3 cache | ||
** RAM | ** RAM | ||
− | *** Maximum of | + | *** Maximum of 1GB, 2 GB, 4 GB, 8 GB |
*** dual 32-bit channels, 1 or 2 ranks per channel | *** dual 32-bit channels, 1 or 2 ranks per channel | ||
=== Multithreading === | === Multithreading === | ||
Goldmont, like {{\\|Airmont}} has no support for Intel Hyper-Threading Technology. | Goldmont, like {{\\|Airmont}} has no support for Intel Hyper-Threading Technology. | ||
− | |||
− | |||
− | |||
− | |||
== All Goldmont Chips == | == All Goldmont Chips == |
Facts about "Goldmont - Microarchitectures - Intel"
codename | Goldmont + |
core count | 2 +, 4 +, 8 +, 12 + and 16 + |
designer | Intel + |
first launched | August 30, 2016 + |
full page name | intel/microarchitectures/goldmont + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Goldmont + |
pipeline stages (max) | 14 + |
pipeline stages (min) | 12 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |