From WikiChip
Editing intel/microarchitectures/goldmont
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Goldmont|arch}} | {{intel title|Goldmont|arch}} | ||
{{microarchitecture | {{microarchitecture | ||
− | + | | name = Goldmont | |
− | |name=Goldmont | + | | designer = Intel |
− | |designer=Intel | + | | manufacturer = Intel |
− | |manufacturer=Intel | + | | introduction = August 30, 2016 |
− | |introduction=August 30, 2016 | + | | phase-out = |
− | |process=14 nm | + | | process = 14 nm |
− | |cores=2 | + | | cores = 2 |
− | |cores 2=4 | + | | cores 2 = 4 |
− | |cores 3=8 | + | | cores 3 = 8 |
− | | | + | |
− | | | + | | pipeline = Yes |
− | | | + | | type = Superscalar |
− | |speculative=Yes | + | | OoOE = Yes |
− | |renaming=Yes | + | | speculative = Yes |
− | |stages min=12 | + | | renaming = Yes |
− | |stages max=14 | + | | isa = IA-32 |
− | | | + | | isa 2 = x86-64 |
− | |extension=MOVBE | + | | stages min = 12 |
− | |extension 2=MMX | + | | stages max = 14 |
− | |extension 3=SSE | + | | issues = 2 |
− | |extension 4=SSE2 | + | |
− | |extension 5=SSE3 | + | | inst = Yes |
− | |extension 6=SSSE3 | + | | feature = |
− | |extension 7=SSE4.1 | + | | extension = MOVBE |
− | |extension 8=SSE4.2 | + | | extension 2 = MMX |
− | |extension 9=POPCNT | + | | extension 3 = SSE |
− | |extension 10=AES | + | | extension 4 = SSE2 |
− | |extension 11=PCLMUL | + | | extension 5 = SSE3 |
− | |extension 12=RDRND | + | | extension 6 = SSSE3 |
− | + | | extension 7 = SSE4.1 | |
− | | | + | | extension 8 = SSE4.2 |
− | + | | extension 9 = POPCNT | |
− | + | | extension 10 = AES | |
− | |l1i=32 | + | | extension 11 = PCLMUL |
− | |l1i per=Core | + | | extension 12 = RDRND |
− | |l1i desc=8-way set associative | + | |
− | |l1d=24 | + | | cache = Yes |
− | |l1d per=Core | + | | l1i = 32 KB |
− | |l1d desc=6-way set associative | + | | l1i per = Core |
− | |l2=1 | + | | l1i desc = 8-way set associative |
− | |l2 per=2 Cores | + | | l1d = 24 KB |
− | |l2 desc=16-way set associative | + | | l1d per = Core |
− | |core name=Apollo Lake | + | | l1d desc = 6-way set associative |
− | |core name 2= | + | | l2 = 1 MB |
− | |predecessor=Airmont | + | | l2 per = 2 Cores |
− | |predecessor link=intel/microarchitectures/airmont | + | | l2 desc = 16-way set associative |
− | |successor= | + | |
− | |successor link= | + | | core names = Yes |
+ | | core name = Apollo Lake | ||
+ | | core name 2 = | ||
+ | | core name N = | ||
+ | |||
+ | | succession = Yes | ||
+ | | predecessor = Airmont | ||
+ | | predecessor link = intel/microarchitectures/airmont | ||
+ | | successor = | ||
+ | | successor link = | ||
}} | }} | ||
− | '''Goldmont''' | + | '''Goldmont''' is [[Intel]]'s [[14 nm]] [[microarchitecture]] of [[system on chip]]s for the {{intel|Atom|Atom family}}. Goldmont superseded {{intel|Airmont}} in August of 2016. |
− | |||
== Codenames == | == Codenames == | ||
{| class="wikitable" | {| class="wikitable" | ||
|- | |- | ||
− | + | ! Core !! Target | |
+ | |- | ||
+ | | {{intel|Apollo Lake}} || Tablets, Entry-level PCs | ||
|- | |- | ||
− | + | | {{intel|Willow Trail}} || Lightweight Tablets | |
− | |||
− | |||
|- | |- | ||
− | + | | {{intel|Broxton}} || Smartphone | |
− | |||
− | |||
|} | |} | ||
− | == | + | == Technology == |
− | {{main|intel/microarchitectures/broadwell# | + | {{main|intel/microarchitectures/broadwell#technology|l1=Broadwell § Technology}} |
Goldmont-based chips are manufactured on Intel's [[14 nm process]]. | Goldmont-based chips are manufactured on Intel's [[14 nm process]]. | ||
== Architecture == | == Architecture == | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
{{empty section}} | {{empty section}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== All Goldmont Chips == | == All Goldmont Chips == |
Facts about "Goldmont - Microarchitectures - Intel"
codename | Goldmont + |
core count | 2 +, 4 +, 8 +, 12 + and 16 + |
designer | Intel + |
first launched | August 30, 2016 + |
full page name | intel/microarchitectures/goldmont + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Goldmont + |
pipeline stages (max) | 14 + |
pipeline stages (min) | 12 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |