From WikiChip
Editing intel/microarchitectures/gen9.5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 15: | Line 15: | ||
| successor link = intel/microarchitectures/gen10 | | successor link = intel/microarchitectures/gen10 | ||
}} | }} | ||
− | '''Gen9.5''' (''Generation 9.5'') is the [[microarchitecture]] for [[Intel]]'s [[graphics processing unit]] utilized by {{\\|Kaby Lake}}-based, {{\\|Coffee | + | '''Gen9.5''' (''Generation 9.5'') is the [[microarchitecture]] for [[Intel]]'s [[graphics processing unit]] utilized by {{\\|Kaby Lake}}-based, {{\\|Coffee Lake}}-based, and {{\\|Goldmont Plus}}-based microprocessors. Gen9.5 is the successor to {{\\|Gen9}} used by {{\\|Skylake}} and introduces a number of light enhancements. |
== Codenames == | == Codenames == | ||
Line 44: | Line 44: | ||
| Windows || Linux || Windows || Linux || [[High Level Shading Language|HLSL]] || Windows || Linux || Windows || Linux | | Windows || Linux || Windows || Linux || [[High Level Shading Language|HLSL]] || Windows || Linux || Windows || Linux | ||
|- | |- | ||
− | | {{intel|UHD Graphics 600}} || 12 || GT1 || {{intel|Gemini Lake|l=core}} || - || rowspan=" | + | | {{intel|UHD Graphics 600}} || 12 || GT1 || {{intel|Gemini Lake|l=core}} || - || rowspan="10" colspan="2" style="text-align: center;" | '''1.0''' || rowspan="10" style="text-align: center;" | '''12''' || rowspan="10" style="text-align: center;" | '''N/A''' || rowspan="10" style="text-align: center;" | '''5.1''' || rowspan="10" style="text-align: center;" | '''4.5''' || rowspan="10" style="text-align: center;" | '''4.5''' || rowspan="10" style="text-align: center;" colspan="1" | '''2.1''' || style="text-align: center;" rowspan="10" | '''2.0''' |
|- | |- | ||
| {{intel|UHD Graphics 605}} || 18 || GT1.5 || {{intel|Gemini Lake|l=core}} || - | | {{intel|UHD Graphics 605}} || 18 || GT1.5 || {{intel|Gemini Lake|l=core}} || - | ||
Line 53: | Line 53: | ||
|- | |- | ||
| {{intel|HD Graphics 620}} || 24 || GT2 || {{intel|Kaby Lake U|U}} || - | | {{intel|HD Graphics 620}} || 24 || GT2 || {{intel|Kaby Lake U|U}} || - | ||
− | |||
− | |||
|- | |- | ||
| {{intel|HD Graphics 630}} || 24 || GT2 || {{intel|Kaby Lake S|S}}, {{intel|Kaby Lake H|H}} || - | | {{intel|HD Graphics 630}} || 24 || GT2 || {{intel|Kaby Lake S|S}}, {{intel|Kaby Lake H|H}} || - | ||
Line 76: | Line 74: | ||
| KBL U - ULT 2+1F || || || 0x5906 || | | KBL U - ULT 2+1F || || || 0x5906 || | ||
|- | |- | ||
− | | {{intel|HD Graphics 615}} || KBL Y - ULX 2+2 || rowspan=" | + | | {{intel|HD Graphics 615}} || KBL Y - ULX 2+2 || rowspan="4" | 24 || || || 0x591E || |
|- | |- | ||
| {{intel|HD Graphics 620}} || KBL-U 2+2 || H0 || C0/B0 || 0x5916 || 0x2 | | {{intel|HD Graphics 620}} || KBL-U 2+2 || H0 || C0/B0 || 0x5916 || 0x2 | ||
− | |||
− | |||
|- | |- | ||
| rowspan="2" | {{intel|HD Graphics 630}} || KBL-S 4+2 || B0 || F0/C0 || 0x5912 || 0x4 | | rowspan="2" | {{intel|HD Graphics 630}} || KBL-S 4+2 || B0 || F0/C0 || 0x5912 || 0x4 | ||
Line 112: | Line 108: | ||
| Ref (FLOP/clk) || 384/cycle || 768/cycle || 1536/cycle || 192/cycle || 384/cycle || 768/cycle || 48/cycle || 96/cycle || 192/cycle | | Ref (FLOP/clk) || 384/cycle || 768/cycle || 1536/cycle || 192/cycle || 384/cycle || 768/cycle || 48/cycle || 96/cycle || 192/cycle | ||
|- | |- | ||
− | | Base (300 MHz) || {{#expr: 384*.3}} | + | | Base (300 MHz) || {{#expr: 384*.3}} GFLOPS || {{#expr: 768*.3}} GFLOPS || {{#expr: 1536*.3}} GFLOPS || {{#expr: 192*.3}} GFLOPS || {{#expr: 384*.3}} GFLOPS || {{#expr: 768*.3}} GFLOPS || {{#expr: 48*.3}} GFLOPS || {{#expr: 96*.3}} GFLOPS || {{#expr: 129*.3}} GFLOPS |
|- | |- | ||
| Base (350 MHz) || {{#expr: 384*.35}} GFLOPS || {{#expr: 768*.35}} GFLOPS || {{#expr: 1536*.35}} GFLOPS || {{#expr: 192*.35}} GFLOPS || {{#expr: 384*.35}} GFLOPS || {{#expr: 768*.35}} GFLOPS || {{#expr: 48*.35}} GFLOPS || {{#expr: 96*.35}} GFLOPS || {{#expr: 129*.35}} GFLOPS | | Base (350 MHz) || {{#expr: 384*.35}} GFLOPS || {{#expr: 768*.35}} GFLOPS || {{#expr: 1536*.35}} GFLOPS || {{#expr: 192*.35}} GFLOPS || {{#expr: 384*.35}} GFLOPS || {{#expr: 768*.35}} GFLOPS || {{#expr: 48*.35}} GFLOPS || {{#expr: 96*.35}} GFLOPS || {{#expr: 129*.35}} GFLOPS | ||
Line 149: | Line 145: | ||
* Unslice | * Unslice | ||
** New native hardware support for 4K HEVC/VP9 | ** New native hardware support for 4K HEVC/VP9 | ||
− | ** WiDi ( | + | ** WiDi (miracast) support has been enhanced |
** VQE wider color gamma | ** VQE wider color gamma | ||
* DRM | * DRM | ||
Line 232: | Line 228: | ||
==== Preemption Granularity ==== | ==== Preemption Granularity ==== | ||
− | Preemption in Gen9 ({{\\|Skylake}}) was improved over Gen8 in a number of | + | Preemption in Gen9 ({{\\|Skylake}}) was improved over Gen8 in a number of way. Preemption is important for multi-tasking system and especially important for improving responsiveness of operations (i.e. the ability to stop and start operations quickly with minimal latency interruption for the end user). In {{\\|Broadwell}} ({{\\|Gen8}}) Intel added support for the ability to stop operations on object-level for 3D workloads such as on a triangle boundary (i.e. beginning of a triangle, between two triangles, between two lines or points) and be able to preempt and restore back to those operations. In Gen9 Intel added the ability to stop execution units on an instruction boundary and be able to restore them (previously such preemption was only possible at the boundary of a kernel - i.e. the entire kernel execution must take places before preemption was possible). Gen9 added support for thread-group (complete kernel execution) to mid-thread (instruction boundary) for compute workloads: |
Example of responsiveness (Source: IDF15) | Example of responsiveness (Source: IDF15) |
Facts about "Gen9.5 - Microarchitectures - Intel"
codename | Gen9.5 + |
designer | Intel + |
first launched | August 30, 2016 + |
full page name | intel/microarchitectures/gen9.5 + |
instance of | microarchitecture + |
manufacturer | Intel + |
microarchitecture type | GPU + |
name | Gen9.5 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |