From WikiChip
Editing intel/microarchitectures/coffee lake
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 5: | Line 5: | ||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
− | |||
|introduction=October 5, 2017 | |introduction=October 5, 2017 | ||
|process=14 nm | |process=14 nm | ||
+ | |cores=2 | ||
+ | |cores 2=4 | ||
+ | |cores 3=6 | ||
+ | |cores 4=8 | ||
|type=Superscalar | |type=Superscalar | ||
|type 2=Superpipeline | |type 2=Superpipeline | ||
Line 25: | Line 28: | ||
|extension 7=SSE4.1 | |extension 7=SSE4.1 | ||
|extension 8=SSE4.2 | |extension 8=SSE4.2 | ||
+ | |extension 9=POPCNT | ||
|extension 10=AVX | |extension 10=AVX | ||
|extension 11=AVX2 | |extension 11=AVX2 | ||
|extension 12=AES | |extension 12=AES | ||
− | |extension 13= | + | |extension 13=PCLMUL |
+ | |extension 14=FSGSBASE | ||
+ | |extension 15=RDRND | ||
|extension 16=FMA3 | |extension 16=FMA3 | ||
+ | |extension 17=F16C | ||
+ | |extension 18=BMI | ||
+ | |extension 19=BMI2 | ||
+ | |extension 20=VT-x | ||
+ | |extension 21=VT-d | ||
+ | |extension 22=TXT | ||
+ | |extension 23=TSX | ||
+ | |extension 24=RDSEED | ||
+ | |extension 25=ADCX | ||
+ | |extension 26=PREFETCHW | ||
+ | |extension 27=CLFLUSHOPT | ||
+ | |extension 28=XSAVE | ||
+ | |extension 29=SGX | ||
+ | |extension 30=MPX | ||
|l1i=32 KiB | |l1i=32 KiB | ||
|l1i per=core | |l1i per=core | ||
Line 157: | Line 177: | ||
! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model !! Stepping | ! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model !! Stepping | ||
|- | |- | ||
− | | rowspan="2" | {{intel|Coffee Lake U|U|l=core}} || | + | | rowspan="2" | {{intel|Coffee Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xE || 0xA |
|- | |- | ||
| colspan="5" | Family 6 Model 142 Stepping 10 | | colspan="5" | Family 6 Model 142 Stepping 10 |
Facts about "Coffee Lake - Microarchitectures - Intel"
codename | Coffee Lake + |
designer | Intel + |
first launched | October 5, 2017 + |
full page name | intel/microarchitectures/coffee lake + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + and dell + |
microarchitecture type | CPU + |
name | Coffee Lake + |
pipeline stages (max) | 19 + |
pipeline stages (min) | 14 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |