From WikiChip
Editing intel/cores/skylake sp
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 3: | Line 3: | ||
|name=Skylake SP | |name=Skylake SP | ||
|image=skylake sp (basic).png | |image=skylake sp (basic).png | ||
+ | |caption=Skylake SP, Regular | ||
|image 2=skylake-sp (hfi).png | |image 2=skylake-sp (hfi).png | ||
|caption 2=Skylake SP, with HFI | |caption 2=Skylake SP, with HFI | ||
Line 18: | Line 19: | ||
|clock min=2.0 GHz | |clock min=2.0 GHz | ||
|clock max=3.6 GHz | |clock max=3.6 GHz | ||
− | |package | + | |package module 1={{packages/intel/fclga-3647}} |
|predecessor=Broadwell EP | |predecessor=Broadwell EP | ||
|predecessor link=intel/cores/broadwell ep | |predecessor link=intel/cores/broadwell ep | ||
Line 50: | Line 51: | ||
** Gold and up also have Node Controller Support and offer Integrated Omni-Path Fabric Interface options | ** Gold and up also have Node Controller Support and offer Integrated Omni-Path Fabric Interface options | ||
− | Models that are suffixed with "''T''" have extended lifetime (10 year use) guarantees and [[NEBS]]-friendly packing specification. Additionally, models that are suffixed with "''F''" | + | Models that are suffixed with "''T''" have extended lifetime (10 year use) guarantees and [[NEBS]]-friendly packing specification. Additionally, models that are suffixed with "''F''" integrate the {{intel|Omni-Path}} Host Fabric Interface (HFI) die on-package. |
Facts about "Skylake SP - Cores - Intel"
chipset | Lewisburg + |
designer | Intel + |
first announced | May 4, 2017 + |
first launched | July 11, 2017 + |
instance of | core + |
isa | x86-64 + |
main image | + and + |
main image caption | Skylake SP, with HFI + |
manufacturer | Intel + |
microarchitecture | Skylake (server) + |
name | Skylake SP + |
package | FCLGA-3647 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket P + and LGA-3647 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |