From WikiChip
Editing intel/cores/skylake dt
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Skylake DT|core}} | {{intel title|Skylake DT|core}} | ||
{{core | {{core | ||
− | |name=Skylake DT | + | | name = Skylake DT |
− | |image=skylake dt (front).png | + | | image = skylake dt (front).png |
− | |image 2=skylake dt (back).png | + | | image size = 250px |
− | |developer=Intel | + | | image 2 = skylake dt (back).png |
− | |manufacturer=Intel | + | | image 2 size = 250px |
− | |first announced=October 19, 2015 | + | | developer = Intel |
− | |first launched=October 19, 2015 | + | | manufacturer = Intel |
− | |isa=x86-64 | + | | first announced = October 19, 2015 |
− | |microarch=Skylake | + | | first launched = October 19, 2015 |
− | + | | isa = x86-64 | |
− | |word=64 bit | + | | microarch = Skylake |
− | |proc=14 nm | + | | word = 64 bit |
− | |tech=CMOS | + | | proc = 14 nm |
− | |clock min=2,000 MHz | + | | tech = CMOS |
− | |clock max=3,700 MHz | + | | clock min = 2,000 MHz |
− | |predecessor=Broadwell DT | + | | clock max = 3,700 MHz |
− | |predecessor link=intel/cores/broadwell dt | + | | package = FCLGA-1151 |
− | |successor=Kaby Lake DT | + | | socket = LGA-1151 |
− | |successor link=intel/cores/kaby lake dt | + | |
− | + | | succession = Yes | |
− | + | | predecessor = Broadwell DT | |
− | + | | predecessor link = intel/cores/broadwell dt | |
+ | | successor = Kaby Lake DT | ||
+ | | successor link = intel/cores/kaby lake dt | ||
}} | }} | ||
'''Skylake DT''' ('''SKL-DT''') is the name of the core for [[Intel]]'s workstations and entry-level servers line of processors based on the {{intel|Skylake|l=arch}} microarchitecture serving as a successor to {{intel|Broadwell DT|l=core}}. These chips are primarily targeted towards professional-grade workstation and entry-level servers. Skylake DT processors are fabricated on Intel's [[14 nm process]] and provide {{intel|skylake#Key_changes_from_Broadwell|a large set of improvements over|l=arch}} comparable Broadwell models. | '''Skylake DT''' ('''SKL-DT''') is the name of the core for [[Intel]]'s workstations and entry-level servers line of processors based on the {{intel|Skylake|l=arch}} microarchitecture serving as a successor to {{intel|Broadwell DT|l=core}}. These chips are primarily targeted towards professional-grade workstation and entry-level servers. Skylake DT processors are fabricated on Intel's [[14 nm process]] and provide {{intel|skylake#Key_changes_from_Broadwell|a large set of improvements over|l=arch}} comparable Broadwell models. | ||
Line 39: | Line 41: | ||
* 16x PCIe (4 of the 20 are used by the bus as described above) | * 16x PCIe (4 of the 20 are used by the bus as described above) | ||
* [[quad-core]] with 4 to 8 threads (not all DT models support {{intel|Hyper-Threading}}) | * [[quad-core]] with 4 to 8 threads (not all DT models support {{intel|Hyper-Threading}}) | ||
− | |||
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | * Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | ||
* Has support for {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|vPro}}, {{intel|VT-x}}, {{intel|VT-d}}/{{intel|EPT}}, {{intel|TSX}}, {{intel|SpeedStep}}, {{intel|Identity Protection}}, {{intel|Secure Key}}, Software Guard ({{intel|SGX}}), Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, {{intel|TXT}} | * Has support for {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|vPro}}, {{intel|VT-x}}, {{intel|VT-d}}/{{intel|EPT}}, {{intel|TSX}}, {{intel|SpeedStep}}, {{intel|Identity Protection}}, {{intel|Secure Key}}, Software Guard ({{intel|SGX}}), Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, {{intel|TXT}} |
Facts about "Skylake DT - Cores - Intel"
designer | Intel + |
first announced | October 19, 2015 + |
first launched | October 19, 2015 + |
instance of | core + |
isa | x86-64 + |
main image | + and + |
manufacturer | Intel + |
microarchitecture | Skylake + |
name | Skylake DT + |
platform | Greenlow + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |