From WikiChip
Editing intel/cores/skyhawk lake
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 15: | Line 15: | ||
|predecessor link=intel/cores/gemini_lake | |predecessor link=intel/cores/gemini_lake | ||
}} | }} | ||
− | '''Skyhawk Lake''' is codename for [[Intel]]'s generation of [[system on chip]] serving as a successor to {{\\|Gemini Lake}}. These low-power chips primarily targeted towards entry level embedded devices, low-cost laptops and desktops, and all-in-one PCs as well as [[IoT]]s. | + | '''Skyhawk Lake''' is codename for [[Intel]]'s generation of [[system on chip]] serving as a successor to {{\\|Gemini Lake}}. These low-power chips primarily targeted towards entry level embedded devices, low-cost laptops and desktops, and all-in-one PCs as well as [[IoT]]s. Gemini Lake chips are manufactured on a [[14 nm lithography process|14 nm process]] and are based on the {{intel|Goldmont Plus|l=arch}} microarchitecture. |
Facts about "Skyhawk Lake - Cores - Intel"
designer | Intel + |
first announced | 2020 + |
first launched | 2020 + |
instance of | core + |
isa | x86-64 + |
manufacturer | Intel + |
microarchitecture | Tremont + |
name | Skyhawk Lake + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |