From WikiChip
Editing intel/cores/ice lake u
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 2: | Line 2: | ||
{{core | {{core | ||
|name=Ice Lake U | |name=Ice Lake U | ||
− | |image=ice lake u (front).png | + | |image=File:ice lake u (front).png |
|caption=Ice Lake U, front package | |caption=Ice Lake U, front package | ||
|back image=File:ice lake u (back).png | |back image=File:ice lake u (back).png | ||
Line 12: | Line 12: | ||
|isa family=x86 | |isa family=x86 | ||
|microarch=Ice Lake | |microarch=Ice Lake | ||
− | |||
|word=64 bit | |word=64 bit | ||
|proc=10 nm | |proc=10 nm | ||
|tech=CMOS | |tech=CMOS | ||
|package name 1=intel,fcbga_1526 | |package name 1=intel,fcbga_1526 | ||
− | |predecessor= | + | |predecessor=Comet Lake U |
− | |predecessor link=intel/cores/ | + | |predecessor link=intel/cores/comet lake u |
|predecessor 2=Cannon Lake U | |predecessor 2=Cannon Lake U | ||
|predecessor 2 link=intel/cores/cannon lake u | |predecessor 2 link=intel/cores/cannon lake u | ||
|successor=Tiger Lake U | |successor=Tiger Lake U | ||
|successor link=intel/cores/tiger lake u | |successor link=intel/cores/tiger lake u | ||
− | |||
− | |||
}} | }} | ||
'''Ice Lake U''' ('''ICL-U''') is the code name for [[Intel]]'s line of low-power mobile processors based on the {{intel|Ice Lake|l=arch}} microarchitecture, succeeding {{\\|Cannon Lake U}}, {{\\|Whiskey Lake U}}, and {{\\|Coffee Lake U}}. These chips are primarily targeted towards mainstream through premium tablets, thin-and-light, and other performance mobile devices. Ice Lake U processors are fabricated on Intel's enhanced [[10 nm process|10nm+ process]] and provide {{intel|ice_lake_(client)#Key_changes_from_Cannon_Lake.2FSkylake|significant amount of enhancements}} over the prior generation. | '''Ice Lake U''' ('''ICL-U''') is the code name for [[Intel]]'s line of low-power mobile processors based on the {{intel|Ice Lake|l=arch}} microarchitecture, succeeding {{\\|Cannon Lake U}}, {{\\|Whiskey Lake U}}, and {{\\|Coffee Lake U}}. These chips are primarily targeted towards mainstream through premium tablets, thin-and-light, and other performance mobile devices. Ice Lake U processors are fabricated on Intel's enhanced [[10 nm process|10nm+ process]] and provide {{intel|ice_lake_(client)#Key_changes_from_Cannon_Lake.2FSkylake|significant amount of enhancements}} over the prior generation. |
Facts about "Ice Lake U - Cores - Intel"
back image | ![]() |
designer | Intel + |
first announced | December 2018 + |
first launched | May 27, 2019 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | ![]() |
main image caption | Ice Lake U, front package + |
manufacturer | Intel + |
microarchitecture | Ice Lake + |
name | Ice Lake U + |
package | FCBGA-1526 + |
platform | Ice Lake + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
socket | Type 4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |