From WikiChip
Editing intel/cores/ice lake s
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 17: | Line 17: | ||
|successor link=intel/cores/tiger lake s | |successor link=intel/cores/tiger lake s | ||
}} | }} | ||
− | '''Ice Lake S''' ('''ICL-S''') is the code name for [[Intel]]'s mainstream performance line of processors based on the {{intel|Ice Lake|l=arch}} microarchitecture serving as a successor to {{intel| | + | '''Ice Lake S''' ('''ICL-S''') is the code name for [[Intel]]'s mainstream performance line of processors based on the {{intel|Ice Lake|l=arch}} microarchitecture serving as a successor to {{intel|Coffee Lake R|l=core}}. These chips are primarily targeted towards desktop performance to value computers, AiOs, and minis. Ice Lake S processors are fabricated on Intel's 2nd generation enhanced [[10 nm lithography process|10nm+ process]]. |
Facts about "Ice Lake S - Cores - Intel"
designer | Intel + |
first announced | 2019 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
manufacturer | Intel + |
microarchitecture | Ice Lake + |
name | Ice Lake S + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |