From WikiChip
Editing intel/cores/gemini lake
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 36: | Line 36: | ||
* Everything up to SSE4.2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES) | * Everything up to SSE4.2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES) | ||
* Graphics | * Graphics | ||
− | ** UHD Graphics ({{intel|Gen9.5|l=arch}}) | + | ** UHD Graphics ({{intel|Gen9.5|l=arch}}) 600 (GT1), 605 (GT1.5) |
** Base frequency of 200-250 MHz | ** Base frequency of 200-250 MHz | ||
** Burst frequency of 650-800 MHz | ** Burst frequency of 650-800 MHz |
Facts about "Gemini Lake - Cores - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Gemini Lake - Cores - Intel#package + |
designer | Intel + |
first announced | December 11, 2017 + |
first launched | December 11, 2017 + |
instance of | core + |
isa | x86-64 + |
main image | + |
manufacturer | Intel + |
microarchitecture | Goldmont Plus + |
name | Gemini Lake + |
package | FCBGA-1090 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |