From WikiChip
Editing intel/cores/denverton
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 19: | Line 19: | ||
|predecessor=Avoton | |predecessor=Avoton | ||
|predecessor link=intel/cores/avoton | |predecessor link=intel/cores/avoton | ||
− | |||
− | |||
− | |||
− | |||
|succession=Yes | |succession=Yes | ||
}} | }} | ||
− | '''Denverton''' ('''DNV''') is | + | '''Denverton''' ('''DNV''') is the core name for [[Intel]]'s ultra-low power series of server [[system on chip]]s serving as a successor to {{\\|Avoton}}. Those chips are aimed at a wide array of markets such as ULP servers, networking, storage, edge, and [[IoT]]. Denverton chips are manufactured on Intel's [[14 nm process]] and are based on the {{intel|Goldmont|l=arch}} microarchitecture. |
== Overview == | == Overview == | ||
Line 79: | Line 75: | ||
|?max memory#GiB | |?max memory#GiB | ||
|?max hsio lanes | |?max hsio lanes | ||
− | |? | + | |?max pcie lanes |
|?max usb ports | |?max usb ports | ||
|?max sata ports | |?max sata ports | ||
Line 109: | Line 105: | ||
|?max memory#GiB | |?max memory#GiB | ||
|?max hsio lanes | |?max hsio lanes | ||
− | |? | + | |?max pcie lanes |
|?max usb ports | |?max usb ports | ||
|?max sata ports | |?max sata ports | ||
Line 139: | Line 135: | ||
|?max memory#GiB | |?max memory#GiB | ||
|?max hsio lanes | |?max hsio lanes | ||
− | |? | + | |?max pcie lanes |
|?max usb ports | |?max usb ports | ||
|?max sata ports | |?max sata ports |
Facts about "Denverton - Cores - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Denverton - Cores - Intel#package + |
designer | Intel + |
first announced | June 1, 2016 + |
first launched | February 22, 2017 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + |
main image caption | FCBGA-1310 Front + |
manufacturer | Intel + |
microarchitecture | Goldmont + |
name | Denverton + |
package | FCBGA-1310 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |