From WikiChip
Editing intel/cores/denverton
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 2: | Line 2: | ||
{{core | {{core | ||
|name=Denverton | |name=Denverton | ||
− | |image= | + | |no image=Yes |
− | |||
|developer=Intel | |developer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
− | |first announced= | + | |first announced=Feb 23, 2017 |
− | |first launched= | + | |first launched=Feb 23, 2017 |
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
Line 19: | Line 18: | ||
|predecessor=Avoton | |predecessor=Avoton | ||
|predecessor link=intel/cores/avoton | |predecessor link=intel/cores/avoton | ||
− | |||
− | |||
− | |||
− | |||
|succession=Yes | |succession=Yes | ||
}} | }} | ||
− | '''Denverton''' | + | '''Denverton''' is the core name for [[Intel]]'s ultra-low power series of server [[system on chip]]s serving as a successor to {{\\|Avoton}}. Those chips are aimed at a wide array of markets such as ULP servers, networking, storage, edge, and [[IoT]]. Denverton chips are manufactured on Intel's [[14 nm process]] and are based on the {{intel|Goldmont|l=arch}} microarchitecture. |
− | == | + | == Features == |
− | + | {{empty section}} | |
− | |||
− | |||
− | + | == Members == | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | == | ||
<!-- NOTE: | <!-- NOTE: | ||
This table is generated automatically from the data in the actual articles. | This table is generated automatically from the data in the actual articles. | ||
Line 54: | Line 31: | ||
created and tagged accordingly. | created and tagged accordingly. | ||
− | Missing a chip? please dump its name here: | + | Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips |
--> | --> | ||
− | + | <table class="wikitable sortable"> | |
− | <table class=" | + | <tr><th colspan="10" style="background:#D6D6FF;">Denverton Microprocessors</th></tr> |
− | <tr | + | <tr><th>Model</th><th>Family</th><th>Price</th><th>Launched</th><th>TDP</th><th>SDP</th><th>Freq</th><th>Name</th><th>Freq</th><th>Max Freq</th></tr> |
− | <tr | + | {{#ask: [[Category:microprocessor models by intel]] [[core name::denverton]] |
− | |||
− | |||
− | {{#ask: [[Category:microprocessor models by intel]] [[core name:: | ||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
− | |||
|?microprocessor family | |?microprocessor family | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|?release price | |?release price | ||
− | |||
− | |||
|?first launched | |?first launched | ||
− | |||
− | |||
|?tdp | |?tdp | ||
− | |? | + | |?sdp |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|format=template | |format=template | ||
− | |template=proc table | + | |template=proc table 2 |
− | |userparam= | + | |userparam=8 |
|mainlabel=- | |mainlabel=- | ||
− | |||
}} | }} | ||
− | + | {{table count|col=10|ask=[[Category:microprocessor models by intel]][[core name::Denverton]]}} | |
− | {{ | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
</table> | </table> | ||
− | |||
− | |||
− | |||
− | |||
− | |||
== See also == | == See also == | ||
− | {{intel | + | * {{intel|Goldmont}} |
* {{intel|Airmont}} | * {{intel|Airmont}} | ||
− | ** {{intel| | + | ** {{intel|Braswell}} |
+ | ** {{intel|Cherry Trail}} | ||
+ | |||
+ | [[Category:intel]] |
Facts about "Denverton - Cores - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Denverton - Cores - Intel#package + |
designer | Intel + |
first announced | June 1, 2016 + |
first launched | February 22, 2017 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + |
main image caption | FCBGA-1310 Front + |
manufacturer | Intel + |
microarchitecture | Goldmont + |
name | Denverton + |
package | FCBGA-1310 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |