Editing intel/cores/denverton

{{intel title|Denverton|core}}
{{core
|name=Denverton
|image=denverton (front).png
|caption=FCBGA-1310 Front
|developer=Intel
|manufacturer=Intel
|first announced=June 1, 2016
|first launched=February 22, 2017
|isa=x86-64
|isa family=x86
|microarch=Goldmont
|word=64 bit
|proc=14 nm
|tech=CMOS
|clock min=1,500 MHz
|clock max=2,200 MHz
|package module 1={{packages/intel/fcbga-1310}}
|predecessor=Avoton
|predecessor link=intel/cores/avoton
|successor=Elkhart Lake
|successor link=intel/cores/elkhart_lake
|successor 2=Snow Ridge
|successor 2 link=intel/cores/snow_ridge
|succession=Yes
}}
'''Denverton''' ('''DNV''') is codename for [[Intel]]'s ultra-low power series of server [[system on chip|SoCs]] serving as a successor to {{\\|Avoton}}. Those chips are aimed at a wide array of markets such as ULP servers, networking, storage, edge, and [[IoT]]. Denverton chips are manufactured on Intel's [[14 nm process]] and are based on the {{intel|Goldmont|l=arch}} microarchitecture.

== Overview ==
Denverton-based chips are a complete system on a chip designed for microserver application, network, storage and [[internet of things]]. Those chips are based on the {{intel|Goldmont|l=arch}} microarchitecture and are manufactured on Intel's [[14 nm process]]. Denverton incorporate anywhere from 2 to 16 cores ranging from 9 to 32 Watts TDP and use the {{intel|FCBGA-1310}} packaging. Those SoCs come with 6 to 20 High-Speed Input/Output (HSIO) lanes which are highly configurable lanes that allow their intended purpose (e.g., SATA, PCIe, USB) to be setup by the user in the [[BIOS]]. The exact amount of each that can be allocated is model-dependent and is shown in the comparison table below. Additionally, each model have two to four dedicated integrated Ethernet adapters supporting up [[10 GbE]]. Depending on the exact model, some also have integrated {{intel|QuickAssist}} Technology which offers the ability to off-load cryptography and compression tasks to a separate dedicated engine on-die.
=== Common Features ===
All Denverton models have the following features:

* Up to dual-channel DDR4 memory
** 128 GiB / 256 GiB
** Up to DDR4-2400
** ECC
* '''TDP:''' 9 W to 32 W
* '''HSIO:''' 6 to 20 lanes (customized between PCIe/SATA/USB)
* '''Networking:''' 2-4 10/2.5 GbE ports
* '''ISA:''' Everything up to SSE4.2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES)
* '''Features:''' {{intel|VT-x}}, {{intel|VT-d}}, {{intel|EPT}}, and {{intel|Secure Boot}}

Additionally, Denverton SKUs are organized into three groups:

* Server and Cloud Storage SKUS - those models have no integrated {{intel|QuickAssist}}. Offered with a 7-year extended supply life as well as a 10-year reliability.
* Network and Enterprise Storage SKUs - most models have integrated {{intel|QuickAssist}}. Offered with a 7-year extended supply life as well as a 10-year reliability.
* Internet of Things (IoT) & eTEMP SKUs - all models have integrated {{intel|QuickAssist}}. Offered with a 3-year supply life as well as a 5-year reliability. Those models have an extended ambient operating temperature of -40 °C to 85 °C.

== Denverton Processors ==
<!-- NOTE: 
           This table is generated automatically from the data in the actual articles.
           If a microprocessor is missing from the list, an appropriate article for it needs to be
           created and tagged accordingly.

           Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
-->
{{comp table start}}
<table class="comptable sortable tc6 tc7 tc8 tc15 tc16 tc17 tc18 tc19 tc20 tc21">
<tr class="comptable-header"><th>&nbsp;</th><th colspan="20">List of Denverton Processors</th></tr>
<tr class="comptable-header"><th>&nbsp;</th><th colspan="9">Main processor</th><th colspan="2">Cache</th><th colspan="2">Memory</th><th colspan="4">Configurable I/O</th><th colspan="3">Feature Diff</th></tr>
{{comp table header 1|cols=Price, Family, Process, Launched, Cores, Threads, %TDP, %Frequency, %Turbo, %L1, %L2, Memory Type, Max Mem, HS I/O, PCIe, USB, SATA, ECC, {{intel|Turbo Boost|TBT}}, {{intel|quickassist technology|QAT}}}}
<tr class="comptable-header comptable-header-sep"><th>&nbsp;</th><th colspan="20">Server and Cloud Storage SKUs</th></tr>
{{#ask: [[Category:microprocessor models by intel]] [[core name::Denverton]] [[part of::Server and Cloud Storage SKUs]]
 |?full page name
 |?model number
 |?release price
 |?microprocessor family
 |?process
 |?first launched
 |?core count
 |?thread count
 |?tdp
 |?base frequency
 |?turbo frequency (1 core)
 |?l1$ size#KiB
 |?l2$ size
 |?supported memory type
 |?max memory#GiB
 |?max hsio lanes
 |?Has subobject.max pcie lanes
 |?max usb ports
 |?max sata ports
 |?has ecc memory support
 |?has intel turbo boost technology 2 0
 |?has integrated intel quickassist technology
 |format=template
 |template=proc table 3
 |userparam=22:20
 |mainlabel=-
 |valuesep=,
}}
<tr class="comptable-header comptable-header-sep"><th>&nbsp;</th><th colspan="20">Network and Enterprise Storage SKUs</th></tr>
{{#ask: [[Category:microprocessor models by intel]] [[core name::Denverton]] [[part of::Network and Enterprise Storage SKUs]]
 |?full page name
 |?model number
 |?release price
 |?microprocessor family
 |?process
 |?first launched
 |?core count
 |?thread count
 |?tdp
 |?base frequency
 |?turbo frequency (1 core)
 |?l1$ size#KiB
 |?l2$ size
 |?supported memory type
 |?max memory#GiB
 |?max hsio lanes
 |?Has subobject.max pcie lanes
 |?max usb ports
 |?max sata ports
 |?has ecc memory support
 |?has intel turbo boost technology 2 0
 |?has integrated intel quickassist technology
 |format=template
 |template=proc table 3
 |userparam=22:20
 |mainlabel=-
 |valuesep=,
}}
<tr class="comptable-header comptable-header-sep"><th>&nbsp;</th><th colspan="20">Internet of Things and eTEMP SKUs</th></tr>
{{#ask: [[Category:microprocessor models by intel]] [[core name::Denverton]] [[part of::Internet of Things and eTEMP SKUs]]
 |?full page name
 |?model number
 |?release price
 |?microprocessor family
 |?process
 |?first launched
 |?core count
 |?thread count
 |?tdp
 |?base frequency
 |?turbo frequency (1 core)
 |?l1$ size#KiB
 |?l2$ size
 |?supported memory type
 |?max memory#GiB
 |?max hsio lanes
 |?Has subobject.max pcie lanes
 |?max usb ports
 |?max sata ports
 |?has ecc memory support
 |?has intel turbo boost technology 2 0
 |?has integrated intel quickassist technology
 |format=template
 |template=proc table 3
 |userparam=22:20
 |mainlabel=-
 |valuesep=,
}}
{{comp table count|col=10|ask=[[Category:microprocessor models by intel]][[core name::Denverton]]}}
</table>
{{comp table end}}

== Documents ==
[[File:atom c3000.png|right|300px]]
* [[:File:atom-c3000-family-brief.pdf|Denverton Product brief]]

== See also ==
{{intel goldmont core see also}}
* {{intel|Airmont}}
** {{intel|Avoton}}
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Denverton - Cores - Intel#package +
designer	Intel +
first announced	June 1, 2016 +
first launched	February 22, 2017 +
instance of	core +
isa	x86-64 +
isa family	x86 +
main image	+
main image caption	FCBGA-1310 Front +
manufacturer	Intel +
microarchitecture	Goldmont +
name	Denverton +
package	FCBGA-1310 +
process	14 nm (0.014 μm, 1.4e-5 mm) +
technology	CMOS +
word size	64 bit (8 octets, 16 nibbles) +