From WikiChip
Editing intel/cores/coffee lake u
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Coffee Lake U|core}} | {{intel title|Coffee Lake U|core}} | ||
{{core | {{core | ||
− | |name=Coffee Lake U | + | | name = Coffee Lake U |
− | | | + | | image = kaby lake u (front; iris).png |
− | |developer=Intel | + | | image size = 250px |
− | |manufacturer=Intel | + | | caption = 3-die config Iris Plus CFL-U (with OPC) |
− | |first announced= | + | | image 2 = kaby lake u (front; standard).png |
− | |first launched= | + | | image 2 size = 250px |
− | |isa=x86-64 | + | | caption 2 = 2-die config CFL-U |
− | + | | developer = Intel | |
− | |microarch=Coffee Lake | + | | manufacturer = Intel |
− | |word=64 bit | + | | first announced = June, 2017 |
− | |proc=14 nm | + | | first launched = June, 2017 |
− | |tech=CMOS | + | | isa = x86-64 |
− | |clock min= | + | | microarch = Coffee Lake |
− | |clock max= | + | | word = 64 bit |
− | |package | + | | proc = 14 nm |
− | + | | tech = CMOS | |
− | + | | clock min = | |
− | + | | clock max = | |
− | + | | package = FCBGA-1356 | |
− | + | | socket = BGA-1356 | |
− | |||
− | |||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | + | | succession = Yes | |
− | + | | predecessor = Kaby Lake U | |
− | + | | predecessor link = intel/cores/kaby lake u | |
− | + | | successor = Cannonlake U | |
− | + | | successor link = intel/cores/cannonlake u | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | = | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Coffee Lake U - Cores - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Coffee Lake U - Cores - Intel#package + |
designer | Intel + |
first announced | April 2, 2018 + |
first launched | April 2, 2018 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
manufacturer | Intel + |
microarchitecture | Coffee Lake + |
name | Coffee Lake U + |
package | FCBGA-1528 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |