From WikiChip
Editing intel/cores/coffee lake hr

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 5: Line 5:
 
|developer=Intel
 
|developer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
|first announced=April 23, 2019
 
|first launched=April 23, 2019
 
 
|isa=x86-64
 
|isa=x86-64
|isa family=x86
 
 
|microarch=Coffee Lake
 
|microarch=Coffee Lake
 
|word=64 bit
 
|word=64 bit
 
|proc=14 nm
 
|proc=14 nm
 
|tech=CMOS
 
|tech=CMOS
|clock min=2,400 MH
 
|clock max=2,600 MHz
 
 
|package module 1={{packages/intel/fcbga-1440}}
 
|package module 1={{packages/intel/fcbga-1440}}
 
|predecessor=Coffee Lake H
 
|predecessor=Coffee Lake H
 
|predecessor link=intel/cores/coffee lake h
 
|predecessor link=intel/cores/coffee lake h
|successor=Comet Lake H
+
|successor=Ice Lake H
|successor link=intel/cores/comet lake h
+
|successor link=intel/cores/ice lake hr
 
}}
 
}}
 
'''Coffee Lake HR''' ('''CFL-HR''', '''Coffee Lake H Refresh''') is codename for [[Intel]]'s line of performance mobile processors based on the {{intel|Coffee Lake|l=arch}} microarchitecture serving as a successor to {{intel|Coffee Lake H|l=core}}. These chips are primarily targeted towards ultimate mobile performance, mobile workstations, and performance embedded devices. Coffee Lake HR processors are fabricated on Intel's enhanced [[14 nm process]].
 
'''Coffee Lake HR''' ('''CFL-HR''', '''Coffee Lake H Refresh''') is codename for [[Intel]]'s line of performance mobile processors based on the {{intel|Coffee Lake|l=arch}} microarchitecture serving as a successor to {{intel|Coffee Lake H|l=core}}. These chips are primarily targeted towards ultimate mobile performance, mobile workstations, and performance embedded devices. Coffee Lake HR processors are fabricated on Intel's enhanced [[14 nm process]].
  
  
== Overview ==
+
{{unknown features}}
Coffee Lake HR based processors are a 2-chip solution - the [[microprocessor]] and the [[chipset]]. Coffee Lake H are {{intel|FCBGA-1440|BGA-1440}} and use 300-series chipset ({{intel|Platform Controller Hub|HUB}}). The microprocessor is connected to the chipset via 4 of the chip's 20 PCIe lanes using Intel's proprietary {{intel|Direct Media Interface}} 3.0 (DMI 3.0), allowing for 8 GT/s transfer rate per lane.
 
 
 
=== Common Features ===
 
All Coffee Lake HR processors have the following:
 
 
 
* Dual-channel Memory
 
** Up to 64 GiB
 
** Up to DDR4-2666, LPDDR3-2133
 
* 16x PCIe (4 of the 20 are used by the bus as described above)
 
* [[quad-core|4]] to [[octa-core|8]] core with 2 threads per core
 
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, AVX2)
 
* Graphics
 
** {{intel|UHD Graphics 630}} ({{intel|Gen9.5|l=arch}} GT2)
 
** Base frequency of 350 MHz
 
** Burst frequency of 1.05 - 1.2 GHz
 
 
 
{{clear}}
 
 
 
== Coffee Lake HR Processors ==
 
<!-- NOTE:
 
          This table is generated automatically from the data in the actual articles.
 
          If a microprocessor is missing from the list, an appropriate article for it needs to be
 
          created and tagged accordingly.
 
 
 
          Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
 
-->
 
{{comp table start}}
 
<table class="comptable sortable tc5 tc6 tc13 tc14 tc15 tc16 tc17 tc18 tc19">
 
{{comp table header|main|18:List of Coffee Lake HR Processors}}
 
{{comp table header|main|10:Main processor|3:Integrated Graphics|6:Features}}
 
{{comp table header|cols|Launched|Price|Family|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|%TV Boost|Name|%Frequency|%Turbo|ECC|vPro|TSX|TXT|SIPP}}
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Coffee Lake HR]] [[tdp::<64W]]
 
|?full page name
 
|?model number
 
|?first launched
 
|?release price
 
|?microprocessor family
 
|?core count
 
|?thread count
 
|?l3$ size
 
|?tdp
 
|?base frequency#GHz
 
|?turbo frequency (1 core)#GHz
 
|?intel thermal velocity boost#GHz
 
|?integrated gpu
 
|?integrated gpu base frequency
 
|?integrated gpu max frequency
 
|?has ecc memory support
 
|?has intel vpro technology
 
|?has transactional synchronization extensions
 
|?has intel trusted execution technology
 
|?has intel stable image platform program support
 
|format=template
 
|template=proc table 3
 
|userparam=20:16
 
|mainlabel=-
 
}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Coffee Lake HR]]}}
 
</table>
 
{{comp table end}}
 
 
 
== See also ==
 
{{intel coffee lake core see also}}
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Coffee Lake HR - Cores - Intel#package +
designerIntel +
first announcedApril 23, 2019 +
first launchedApril 23, 2019 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:coffee lake h (front).png +
manufacturerIntel +
microarchitectureCoffee Lake +
nameCoffee Lake HR +
packageFCBGA-1440 +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +