From WikiChip
Editing intel/cores/coffee lake h

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 2: Line 2:
 
{{core
 
{{core
 
|name=Coffee Lake H
 
|name=Coffee Lake H
|image=coffee lake h (front).png
+
|no image=Yes
 
|developer=Intel
 
|developer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
|first announced=April 2, 2018
+
|first announced=2018
|first launched=April 2, 2018
+
|first launched=2018
 
|isa=x86-64
 
|isa=x86-64
 
|microarch=Coffee Lake
 
|microarch=Coffee Lake
Line 12: Line 12:
 
|proc=14 nm
 
|proc=14 nm
 
|tech=CMOS
 
|tech=CMOS
|clock min=2,300 MHz
 
|clock max=2,900 MHz
 
|package module 1={{packages/intel/fcbga-1440}}
 
 
|predecessor=Kaby Lake H
 
|predecessor=Kaby Lake H
 
|predecessor link=intel/cores/kaby lake h
 
|predecessor link=intel/cores/kaby lake h
|successor=Coffee Lake HR
+
|successor=Cannonlake H
|successor link=intel/cores/coffee lake hr
+
|successor link=intel/cores/cannonlake h
 
|succession=Yes
 
|succession=Yes
 
}}
 
}}
Line 24: Line 21:
  
 
== Overview ==
 
== Overview ==
Coffee Lake H based processors are a 2-chip solution - the [[microprocessor]] and the [[chipset]]. Coffee Lake H are {{intel|FCBGA-1440|BGA-1440}} and use 300-series chipset ({{intel|Platform Controller Hub|HUB}}). The microprocessor is connected to the chipset via 4 of the chip's 20 PCIe lanes using Intel's proprietary {{intel|Direct Media Interface}} 3.0 (DMI 3.0), allowing for 8 GT/s transfer rate per lane.
+
{{empty section}}
 
 
For the two highest performance parts Intel also introduced {{intel|Thermal Velocity Boost}} (TVB) which allows the chip to increase the clock frequency by an additional 200 MHz so long the thermal temperatures allows provided the cooling solution is adequate.
 
 
 
 
=== Common Features ===
 
=== Common Features ===
All Coffee Lake H processors have the following:
+
{{empty section}}
 
 
* Dual-channel Memory
 
** Up to 64 GiB
 
** Up to DDR4-2666, LPDDR3-2133
 
* 16x PCIe (4 of the 20 are used by the bus as described above)
 
* [[quad-core|4]] to [[hexa-core|6]] core with 2 threads per core (not all models have {{intel|Hyper-Threading}})
 
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, AVX2)
 
* Graphics
 
** {{intel|UHD Graphics 630}} ({{intel|Gen9.5|l=arch}} GT2)
 
** Base frequency of 350 MHz
 
** Burst frequency of 1.05 - 1.2 GHz
 
  
 
{{clear}}
 
{{clear}}
  
 
== Coffee Lake H Processors ==
 
== Coffee Lake H Processors ==
 +
{{future information}}
 +
 
<!-- NOTE:  
 
<!-- NOTE:  
 
           This table is generated automatically from the data in the actual articles.
 
           This table is generated automatically from the data in the actual articles.
Line 53: Line 38:
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
<table class="comptable sortable tc5 tc6 tc13 tc14 tc15 tc16 tc17 tc18 tc19">
+
<table class="comptable sortable tc5 tc6">
{{comp table header|main|18:List of Coffee Lake H Processors}}
+
{{comp table header|main|12:List of Coffee Lake H Processors}}
{{comp table header|main|10:Main processor|3:Integrated Graphics|6:Features}}
+
{{comp table header|main|9:Main processor|3:Integrated Graphics}}
{{comp table header|cols|Launched|Price|Family|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|%TV Boost|Name|%Frequency|%Turbo|ECC|vPro|TSX|TXT|SIPP}}
+
{{comp table header|cols|Price|Launched|Family|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}}
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Coffee Lake H]] [[tdp::<64W]]
+
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Coffee Lake H]]
|?full page name
 
|?model number
 
|?first launched
 
|?release price
 
|?microprocessor family
 
|?core count
 
|?thread count
 
|?l3$ size
 
|?tdp
 
|?base frequency#GHz
 
|?turbo frequency (1 core)#GHz
 
|?intel thermal velocity boost#GHz
 
|?integrated gpu
 
|?integrated gpu base frequency
 
|?integrated gpu max frequency
 
|?has ecc memory support
 
|?has intel vpro technology
 
|?has transactional synchronization extensions
 
|?has intel trusted execution technology
 
|?has intel stable image platform program support
 
|format=template
 
|template=proc table 3
 
|userparam=20:16
 
|mainlabel=-
 
}}
 
{{comp table header|lsep|20:High-power models}}
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Coffee Lake H]] [[tdp::>65W]]
 
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
Line 96: Line 54:
 
  |?base frequency#GHz
 
  |?base frequency#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?turbo frequency (1 core)#GHz
|?intel thermal velocity boost#GHz
 
 
  |?integrated gpu
 
  |?integrated gpu
 
  |?integrated gpu base frequency
 
  |?integrated gpu base frequency
 
  |?integrated gpu max frequency
 
  |?integrated gpu max frequency
|?has ecc memory support
 
|?has intel vpro technology
 
|?has transactional synchronization extensions
 
|?has intel trusted execution technology
 
|?has intel stable image platform program support
 
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
  |userparam=20:16
+
  |userparam=14
 
  |mainlabel=-
 
  |mainlabel=-
 
}}
 
}}
Line 116: Line 68:
 
== See also ==
 
== See also ==
 
{{intel coffee lake core see also}}
 
{{intel coffee lake core see also}}
 +
* {{intel|Kaby Lake|l=arch}}
 +
** {{intel|Kaby Lake H|l=core}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Coffee Lake H - Cores - Intel#package +
designerIntel +
first announcedApril 2, 2018 +
first launchedApril 2, 2018 +
instance ofcore +
isax86-64 +
main imageFile:coffee lake h (front).png +
manufacturerIntel +
microarchitectureCoffee Lake +
nameCoffee Lake H +
packageFCBGA-1440 +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +