Semiconductor & Computer Engineering
From WikiChip
Editing intel/cores/coffee lake er
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 52: | Line 52: | ||
{{comp table start}} | {{comp table start}} | ||
<table class="comptable sortable tc4 tc5 tc6 tc7 tc8 tc9 tc13"> | <table class="comptable sortable tc4 tc5 tc6 tc7 tc8 tc9 tc13"> | ||
| − | {{comp table header|main| | + | {{comp table header|main|12:List of Coffee Lake ER-based Processors}} |
| − | {{comp table header|main|8:Main processor|3:Integrated Graphics}} | + | {{comp table header|main|8:Main processor|3:Integrated Graphics|1:Features}} |
| − | {{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo}} | + | {{comp table header|cols|Launched|Price|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|Name|%Frequency|%Turbo|{{intel|Hyper-threading|HT}}}} |
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[core name::Coffee Lake ER]] | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microarchitecture::Coffee Lake]] [[core name::Coffee Lake ER]] | ||
|?full page name | |?full page name | ||
| Line 69: | Line 69: | ||
|?integrated gpu base frequency | |?integrated gpu base frequency | ||
|?integrated gpu max frequency | |?integrated gpu max frequency | ||
| + | |?has simultaneous multithreading | ||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
| − | |userparam= | + | |userparam=14:14 |
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
| Line 77: | Line 78: | ||
</table> | </table> | ||
{{comp table end}} | {{comp table end}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== See also == | == See also == | ||
{{intel coffee lake core see also}} | {{intel coffee lake core see also}} | ||
Facts about "Coffee Lake ER - Cores - Intel"
| chipset | Cannon Point + |
| designer | Intel + |
| first announced | 2019 + |
| first launched | 2019 + |
| instance of | core + |
| isa | x86-64 + |
| main image | .png) + |
| manufacturer | Intel + |
| microarchitecture | Coffee Lake + |
| name | Coffee Lake ER + |
| package | FCLGA-1151 + and FCLGA14C + |
| platform | Mehlow + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| socket | Socket H4 + and LGA-1151 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
.png){kind=link}