From WikiChip
Editing intel/cores/coffee lake er
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 20: | Line 20: | ||
|predecessor link=intel/cores/coffee_lake_e | |predecessor link=intel/cores/coffee_lake_e | ||
}} | }} | ||
− | '''Coffee Lake E Refresh''' ('''CFL-ER''') is code name for [[Intel]]'s workstations and entry-level servers line of processors based on the {{intel|Coffee Lake|l=arch}} microarchitecture serving as a refresh to {{ | + | '''Coffee Lake E Refresh''' ('''CFL-ER''') is code name for [[Intel]]'s workstations and entry-level servers line of processors based on the {{intel|Coffee Lake|l=arch}} microarchitecture serving as a refresh to {{intelC|offee Lake E|l=core}}. These chips are primarily targeted towards entry-level workstations and servers. Coffee Lake ER processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm++ process]] and introduced [[octa-core]] parts. Coffee Lake ER parts are branded as part of the {{intel|Xeon E}} family. |
== Overview == | == Overview == |
Facts about "Coffee Lake ER - Cores - Intel"
chipset | Cannon Point + |
designer | Intel + |
first announced | 2019 + |
first launched | 2019 + |
instance of | core + |
isa | x86-64 + |
main image | + |
manufacturer | Intel + |
microarchitecture | Coffee Lake + |
name | Coffee Lake ER + |
package | FCLGA-1151 + and FCLGA14C + |
platform | Mehlow + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket H4 + and LGA-1151 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |