From WikiChip
Editing intel/cores/coffee lake e

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 2: Line 2:
 
{{core
 
{{core
 
|name=Coffee Lake E
 
|name=Coffee Lake E
|image=coffee lake e (front).png
+
|no image=Yes
|image 2=coffee lake e (back).png
 
|caption 2=Package, back
 
 
|developer=Intel
 
|developer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
|first announced=July 12, 2018
+
|first announced=July, 2018
|first launched=July 12, 2018
+
|first launched=July, 2018
 
|isa=x86-64
 
|isa=x86-64
 
|microarch=Coffee Lake
 
|microarch=Coffee Lake
|platform=Mehlow
 
|chipset=Cannon Point
 
 
|word=64 bit
 
|word=64 bit
 
|proc=14 nm
 
|proc=14 nm
 
|tech=CMOS
 
|tech=CMOS
|clock min=3,200 MHz
 
|clock max=3,800 MHz
 
 
|package name 1=intel,fclga_1151
 
|package name 1=intel,fclga_1151
 
|predecessor=Kaby Lake DT
 
|predecessor=Kaby Lake DT
 
|predecessor link=intel/cores/kaby lake dt
 
|predecessor link=intel/cores/kaby lake dt
|successor=Coffee Lake ER
 
|successor link=intel/cores/coffee_lake_er
 
 
}}
 
}}
'''Coffee Lake E''' ('''CFL-ER, Coffee Lake E Refresh''') is the name of the core for [[Intel]]'s workstations and entry-level servers line of processors based on the {{intel|Coffee Lake|l=arch}} microarchitecture serving as a successor to {{intel|Kaby Lake DT|l=core}}. These chips are primarily targeted towards entry-level workstations and servers. Coffee Lake E processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm++ process]] and introduced [[hexa-core]] parts. Coffee Lake E parts are branded as part of the {{intel|Xeon E}} family.
+
'''Coffee Lake E''' ('''CFL-E''') is the name of the core for [[Intel]]'s workstations and entry-level servers line of processors based on the {{intel|Coffee Lake|l=arch}} microarchitecture serving as a successor to {{intel|Kaby Lake DT|l=core}}. These chips are primarily targeted towards professional-grade workstation and entry-level servers. Coffee Lake E processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]] and introduced [[hexa-core]] parts.
  
 
== Overview ==
 
== Overview ==
Coffee Lake E based processors are a 2-chip solution - the [[microprocessor]] and the [[chipset]]. Coffee Lake E are {{intel|LGA-1151|Socket LGA-1151}} and use Xeon-class {{intel|Cannon Point}} chipset (i.e., C246). The microprocessor is connected to the chipset via 4 of the chip's 20 PCIe lanes using Intel's proprietary {{intel|Direct Media Interface}} 3.0 (DMI 3.0), allowing for 8 GT/s transfer rate per lane.
+
Coffee Lake E based processors are a 2-chip solution - the [[microprocessor]] and the [[chipset]]. Coffee Lake E are {{intel|LGA-1151|Socket LGA-1151}} and use Xeon-class {{intel|Cannon Point}} chipset. The microprocessor is connected to the chipset via 4 of the chip's 20 PCIe lanes using Intel's proprietary {{intel|Direct Media Interface}} 3.0 (DMI 3.0), allowing for 8 GT/s transfer rate per lane.
  
 
=== Common Features ===
 
=== Common Features ===
Line 39: Line 31:
 
* [[quad-core|Quad]]/[[hexa-core|Hexa-core]] with 4 to 12 threads (not all E models support {{intel|Hyper-Threading}})
 
* [[quad-core|Quad]]/[[hexa-core|Hexa-core]] with 4 to 12 threads (not all E models support {{intel|Hyper-Threading}})
 
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2)
 
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2)
* Has support for {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|vPro}}, {{intel|VT-x}}, {{intel|VT-d}}/{{intel|EPT}}, {{intel|TSX}}, {{intel|Secure Key}}, Software Guard ({{intel|SGX}}), Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, {{intel|TXT}}
+
* Has support for {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|vPro}}, {{intel|VT-x}}, {{intel|VT-d}}/{{intel|EPT}}, {{intel|TSX}}, {{intel|SpeedStep}}, {{intel|Identity Protection}}, {{intel|Secure Key}}, Software Guard ({{intel|SGX}}), Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, {{intel|TXT}}
 
* Graphics
 
* Graphics
 
** {{intel|UHD Graphics P630}} ({{intel|Gen9.5|l=arch}} GT2)
 
** {{intel|UHD Graphics P630}} ({{intel|Gen9.5|l=arch}} GT2)
 
** Base frequency of 350 MHz
 
** Base frequency of 350 MHz
** Burst frequency of 1.15-1.2 GHz
+
** Burst frequency of 1.2 GHz
 
{{clear}}
 
{{clear}}
  
== Coffee Lake E Processors ==
+
== Coffee Lake DT Processors ==
 
<!-- NOTE:  
 
<!-- NOTE:  
 
           This table is generated automatically from the data in the actual articles.
 
           This table is generated automatically from the data in the actual articles.
Line 55: Line 47:
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
<table class="comptable sortable tc4 tc5 tc6 tc7 tc8 tc9 tc13">
+
<table class="comptable sortable tc4 tc5 tc6 tc7 tc8">
 
{{comp table header|main|11:List of Coffee Lake E-based Processors}}
 
{{comp table header|main|11:List of Coffee Lake E-based Processors}}
 
{{comp table header|main|8:Main processor|3:Integrated Graphics}}
 
{{comp table header|main|8:Main processor|3:Integrated Graphics}}
Line 63: Line 55:
 
  |?model number
 
  |?model number
 
  |?first launched
 
  |?first launched
  |?release price
+
  |?price
 
  |?core count
 
  |?core count
 
  |?thread count
 
  |?thread count
Line 81: Line 73:
 
</table>
 
</table>
 
{{comp table end}}
 
{{comp table end}}
 
=== SKU Comparison ===
 
Below are a number of SKU comparison graphs based on their specifications.
 
 
<div style="float: left; margin: 10px">
 
{{#ask: [[Category:microprocessor models by intel]] [[core name::Coffee Lake E]]
 
|?core count
 
|?base frequency
 
|charttitle=Cores vs. Base Frequency
 
|numbersaxislabel=Frequency (MHz)
 
|labelaxislabel=Core Count
 
|height=400
 
|width=400
 
|theme=vector
 
|group=property
 
|grouplabel=subject
 
|charttype=scatter
 
|format=jqplotseries
 
|mainlabel=-
 
}}
 
</div>
 
 
<div style="float: left; margin: 10px">
 
{{#ask: [[Category:microprocessor models by intel]] [[core name::Coffee Lake E]]
 
|?core count
 
|?turbo frequency (1 core)
 
|charttitle=Cores vs. Turbo Frequency
 
|numbersaxislabel=Frequency (MHz)
 
|labelaxislabel=Core Count
 
|height=400
 
|width=400
 
|theme=vector
 
|group=property
 
|grouplabel=subject
 
|charttype=scatter
 
|format=jqplotseries
 
|mainlabel=-
 
}}
 
</div>
 
 
<div style="float: left; margin: 10px">
 
{{#ask: [[Category:microprocessor models by intel]] [[core name::Coffee Lake E]]
 
|?core count
 
|?tdp
 
|charttitle=Cores vs. TDP
 
|numbersaxislabel=TDP (W)
 
|labelaxislabel=Core Count
 
|height=400
 
|width=400
 
|theme=vector
 
|group=property
 
|grouplabel=subject
 
|charttype=scatter
 
|format=jqplotseries
 
|mainlabel=-
 
}}
 
</div>
 
 
<div style="float: left; margin: 10px">
 
{{#ask: [[Category:microprocessor models by intel]] [[core name::Coffee Lake E]]
 
|?turbo frequency (1 core)
 
|?tdp
 
|charttitle=Frequency vs. TDP
 
|numbersaxislabel=TDP (W)
 
|labelaxislabel=Frequency (MHz)
 
|height=400
 
|width=400
 
|theme=vector
 
|group=property
 
|grouplabel=subject
 
|charttype=scatter
 
|format=jqplotseries
 
|mainlabel=-
 
}}
 
</div>
 
 
{{clear}}
 
  
 
== See also ==
 
== See also ==
 
{{intel coffee lake core see also}}
 
{{intel coffee lake core see also}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
chipsetCannon Point +
designerIntel +
first announcedJuly 12, 2018 +
first launchedJuly 12, 2018 +
instance ofcore +
isax86-64 +
main imageFile:coffee lake e (front).png + and File:coffee lake e (back).png +
main image captionPackage, back +
manufacturerIntel +
microarchitectureCoffee Lake +
nameCoffee Lake E +
packageFCLGA-1151 + and FCLGA14C +
platformMehlow +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket H4 + and LGA-1151 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +