From WikiChip
Editing intel/cores/cherry trail
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
− | {{intel title|Cherry Trail | + | {{intel title|Cherry Trail}} |
− | + | '''[[name::Cherry Trail]]''' was the [[instance of::codename]] for [[Intel]]'s next generation of [[14 nm lithography process|14 nm]] tablet [[system on chip]] introduced in early 2015. Cherry Trail is part of [[manufacturer::Intel]]'s the {{intel|Airmont}} [[microarchitecture]]. Upon release, Cherry Trail was branded as the {{intel|Atom x5}} and {{intel|Atom x7}} families. | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | }} | ||
− | '''Cherry Trail''' | ||
== Features == | == Features == | ||
Line 65: | Line 41: | ||
== See also == | == See also == | ||
− | * {{intel|Braswell | + | * {{intel|Braswell}} |
Facts about "Cherry Trail - Cores - Intel"
designer | Intel + |
first announced | August 2013 + |
first launched | March 2015 + |
instance of | core + |
isa | x86-64 + |
manufacturer | Intel + |
microarchitecture | Airmont + |
name | Cherry Trail + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |