From WikiChip
Editing intel/cores/cascade lake x
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 36: | Line 36: | ||
== See also == | == See also == | ||
{{intel cascade lake core see also}} | {{intel cascade lake core see also}} | ||
+ | * {{intel|Skylake|l=arch}} | ||
+ | ** {{intel|Skylake X|l=core}} |
Facts about "Cascade Lake X - Cores - Intel"
designer | Intel + |
first announced | April 2019 + |
first launched | April 2019 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
manufacturer | Intel + |
microarchitecture | Cascade Lake + |
name | Cascade Lake X + |
package | FCLGA-2066 + |
platform | Glacier Falls + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | Socket R4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |