From WikiChip
Editing intel/cores/cannon lake u
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 14: | Line 14: | ||
|tech=CMOS | |tech=CMOS | ||
|clock=2,200 MHz | |clock=2,200 MHz | ||
− | |||
|predecessor=Kaby Lake R | |predecessor=Kaby Lake R | ||
|predecessor link=intel/cores/kaby lake r | |predecessor link=intel/cores/kaby lake r | ||
Line 49: | Line 48: | ||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
+ | |?first launched | ||
|?release price | |?release price | ||
− | |||
|?microprocessor family | |?microprocessor family | ||
|?core count | |?core count |
Facts about "Cannon Lake U - Cores - Intel"
designer | Intel + |
first announced | January 8, 2018 + |
first launched | May 15, 2018 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
manufacturer | Intel + |
microarchitecture | Cannon Lake + |
name | Cannon Lake U + |
package | FCBGA-1510 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |