From WikiChip
Editing intel/core i7ee/i7-920xm
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Core i7-920XM Extreme Edition}} | {{intel title|Core i7-920XM Extreme Edition}} | ||
− | {{ | + | {{mpu |
| name = Core i7-920XM Extreme Edition | | name = Core i7-920XM Extreme Edition | ||
| no image = Yes | | no image = Yes | ||
Line 6: | Line 6: | ||
| image size = | | image size = | ||
| caption = | | caption = | ||
− | |||
| manufacturer = Intel | | manufacturer = Intel | ||
| model number = i7-920XM | | model number = i7-920XM | ||
Line 15: | Line 14: | ||
| last order = September 30, 2011 | | last order = September 30, 2011 | ||
| last shipment = December, 2011 | | last shipment = December, 2011 | ||
− | |||
| family = Core i7EE | | family = Core i7EE | ||
| series = Core i7-900 | | series = Core i7-900 | ||
| locked = No | | locked = No | ||
− | | frequency = | + | | frequency = 2000 MHz |
| turbo frequency = Yes | | turbo frequency = Yes | ||
− | | turbo frequency1 = | + | | turbo frequency1 = 3200 MHz |
− | | turbo frequency2 = | + | | turbo frequency2 = 3067 MHz |
− | | turbo frequency3 = | + | | turbo frequency3 = 2267 MHz |
− | | turbo frequency4 = | + | | turbo frequency4 = 2267 MHz |
| bus type = DMI | | bus type = DMI | ||
| bus speed = | | bus speed = | ||
Line 38: | Line 36: | ||
| microarch = Nehalem | | microarch = Nehalem | ||
| platform = Calpella | | platform = Calpella | ||
− | |||
| core name = Clarksfield | | core name = Clarksfield | ||
− | |||
− | |||
| core stepping = B1 | | core stepping = B1 | ||
| process = 45 nm | | process = 45 nm | ||
| transistors = 774,000,000 | | transistors = 774,000,000 | ||
| technology = CMOS | | technology = CMOS | ||
− | | die | + | | die size = 296 mm^2 |
− | |||
− | |||
| word size = 64 bit | | word size = 64 bit | ||
| core count = 4 | | core count = 4 | ||
| thread count = 8 | | thread count = 8 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 8 | + | | max memory = 8 GB |
− | |||
+ | | electrical = Yes | ||
| power = | | power = | ||
| sdp = | | sdp = | ||
Line 69: | Line 62: | ||
| socket type = | | socket type = | ||
}} | }} | ||
− | '''Core i7-920XM {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} | + | The '''Core i7-920XM {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} quad-core [[microprocessor]] introduced by [[Intel]] in late 2009 for the mobile market. The Core i7-920XM EE, which operated at 2 GHz with turbo frequency of up to 3.2 GHz for a single core was Intel's flagship mobile processor for the {{intel|Nehalem}} [[microarchitecture]]. The chip is manufactured in [[45 nm process]]. The i7-920XM supports 8GB of memory and has a thermal design power of 55 W. |
== Cache == | == Cache == | ||
− | {{main|intel/microarchitectures/nehalem#Memory_Hierarchy|l1=Nehalem | + | {{main|intel/microarchitectures/nehalem#Memory_Hierarchy|l1=Nehalem's Cache}} |
− | {{cache | + | {{cache info |
− | + | |l1i cache=128 KB | |
− | |l1i cache=128 | + | |l1i break=4x32 KB |
− | |l1i break=4x32 | ||
|l1i desc=4-way set associative | |l1i desc=4-way set associative | ||
− | |l1i | + | |l1i extra=(per core; writeback/allocate) |
− | |l1d cache=128 | + | |l1d cache=128 KB |
− | |l1d break=4x32 | + | |l1d break=4x32 KB |
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
− | |l1d | + | |l1d extra=(per core; writeback/allocate) |
− | |l2 cache=1 | + | |l2 cache=1 MB |
− | |l2 break=4x256 | + | |l2 break=4x256 KB |
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
− | |l2 | + | |l2 extra=(per core; writeback/allocate) |
− | |l3 cache=8 | + | |l3 cache=8 MB |
− | |l3 break= | + | |l3 break= |
|l3 desc=16-way set associative | |l3 desc=16-way set associative | ||
− | |l3 | + | |l3 extra=(writeback/allocate) |
}} | }} | ||
== Memory controller == | == Memory controller == | ||
− | {{memory controller | + | {{integrated memory controller |
− | |type=DDR3-1333 | + | | type = DDR3-1066 |
− | |controllers=1 | + | | type 2 = DDR3-1333 |
− | |channels=2 | + | | controllers = 1 |
− | |ecc= | + | | channels = 2 |
− | |max bandwidth= | + | | ecc support = No |
− | + | | max bandwidth = 21 GB/s | |
− | |bandwidth schan= | + | | bandwidth schan = |
− | |bandwidth dchan= | + | | bandwidth dchan = |
− | | | + | | max memory = 8 GB |
}} | }} | ||
Line 110: | Line 102: | ||
== Expansions == | == Expansions == | ||
− | {{expansions | + | {{mpu expansions |
| pcie revision = 2.0 | | pcie revision = 2.0 | ||
| pcie lanes = 16 | | pcie lanes = 16 | ||
| pcie config = 1x16 | | pcie config = 1x16 | ||
− | | pcie config | + | | pcie config 1 = 2x8 |
+ | | usb revision = | ||
+ | | usb revision 2 = | ||
+ | | usb ports = | ||
+ | | sata ports = | ||
+ | | integrated lan = | ||
+ | | uart = | ||
}} | }} | ||
== Features == | == Features == | ||
− | {{ | + | {{mpu features |
− | | | + | | em64t = Yes |
− | | | + | | nx = Yes |
− | | | + | | txt = Yes |
− | | | + | | tsx = |
− | | | + | | ht = Yes |
− | | | + | | tbt1 = Yes |
− | | | + | | tbt2 = |
− | | | + | | bpt = |
− | | | + | | vt-x = Yes |
− | | | + | | vt-d = Yes |
− | | | + | | ept = Yes |
− | | | + | | mmx = Yes |
− | |sse=Yes | + | | sse = Yes |
− | |sse2=Yes | + | | sse2 = Yes |
− | |sse3=Yes | + | | sse3 = Yes |
− | |ssse3=Yes | + | | ssse3 = Yes |
− | | | + | | sse4 = Yes |
− | | | + | | sse4.1 = Yes |
− | | | + | | sse4.2 = Yes |
− | | | + | | aes = |
− | | | + | | avx = |
− | + | | avx2 = | |
− | | | + | | bmi = |
− | | | + | | bmi1 = |
− | |bmi1= | + | | bmi2 = |
− | |bmi2= | + | | f16c = |
− | + | | fma3 = | |
− | + | | sgx = | |
− | + | | eist = Yes | |
− | + | | secure key = | |
− | + | | os guard = | |
− | |||
− | |||
− | |||
− | |f16c= | ||
− | | | ||
− | | | ||
− | |||
− | |||
− | |eist=Yes | ||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | | | ||
}} | }} | ||
== See also == | == See also == | ||
* {{intel|Core i7EE|Core i7 Extreme Edition}} | * {{intel|Core i7EE|Core i7 Extreme Edition}} |
Facts about "Core i7-920XM Extreme Edition - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-920XM Extreme Edition - Intel#io + |
base frequency | 1,999.99 MHz (2 GHz, 1,999,990 kHz) + |
bus rate | 2,500 MT/s (2.5 GT/s, 2,500,000 kT/s) + |
bus type | DMI + |
chipset | Ibex Peak + |
clock multiplier | 15 + |
core count | 4 + |
core family | 6 + |
core model | 30 + |
core name | Clarksfield + |
core stepping | B1 + |
cpuid | 106E5 + |
designer | Intel + |
die area | 296 mm² (0.459 in², 2.96 cm², 296,000,000 µm²) + |
family | Core i7EE + |
first announced | August 2009 + |
first launched | September 23, 2009 + |
full page name | intel/core i7ee/i7-920xm + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d +, Enhanced SpeedStep Technology + and Extended Page Tables + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 1 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | false + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
instance of | microprocessor + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
last order | September 30, 2011 + |
last shipment | December 2011 + |
ldate | September 23, 2009 + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) + |
max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + |
max memory channels | 2 + |
max operating temperature | 100 °C + |
max pcie lanes | 16 + |
microarchitecture | Nehalem + |
min operating temperature | 0 °C + |
model number | i7-920XM + |
name | Core i7-920XM Extreme Edition + |
part number | BY80607002529AF + |
platform | Calpella + |
process | 45 nm (0.045 μm, 4.5e-5 mm) + |
release price | $ 1,054.00 (€ 948.60, £ 853.74, ¥ 108,909.82) + |
s-spec | SLBLW + |
s-spec (qs) | Q2YF + and Q3B8 + |
series | Core i7-900 + |
smp max ways | 1 + |
supported memory type | DDR3-1333 + |
tdp | 55 W (55,000 mW, 0.0738 hp, 0.055 kW) + |
technology | CMOS + |
thread count | 8 + |
transistor count | 774,000,000 + |
turbo frequency (1 core) | 3,199.99 MHz (3.2 GHz, 3,199,990 kHz) + |
turbo frequency (2 cores) | 3,066.66 MHz (3.067 GHz, 3,066,660 kHz) + |
turbo frequency (3 cores) | 2,266.66 MHz (2.267 GHz, 2,266,660 kHz) + |
turbo frequency (4 cores) | 2,266.66 MHz (2.267 GHz, 2,266,660 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |