From WikiChip
Editing intel/core i7/i7-6498du
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Core i7-6498DU}} | {{intel title|Core i7-6498DU}} | ||
− | {{ | + | {{mpu |
− | |name=Core i7-6498DU | + | | name = Intel Core i7-6498DU |
− | |image= | + | | no image = Yes |
− | |designer=Intel | + | | image = |
− | |manufacturer=Intel | + | | image size = |
− | |model number=i7-6498DU | + | | caption = |
− | |part number=FJ8066201930413 | + | | designer = Intel |
− | + | | manufacturer = Intel | |
− | |market=Mobile | + | | model number = i7-6498DU |
− | |first announced= | + | | part number = FJ8066201930413 |
− | |first launched= | + | | market = Mobile |
− | |last order= | + | | first announced = December 27, 2015 |
− | |last shipment= | + | | first launched = 2016 |
− | |release price=$393 | + | | last order = |
− | |family=Core i7 | + | | last shipment = |
− | |series= | + | | release price = $393 |
− | |locked=Yes | + | |
− | |frequency=2,500 MHz | + | | family = Core i7 |
− | |turbo | + | | series = 6000DU |
− | |bus type= | + | | locked = Yes |
− | |bus rate= | + | | frequency = 2,500 MHz |
− | |clock multiplier=25 | + | | turbo frequency = 3,100 MHz |
− | | | + | | bus type = DMI 3.0 |
− | | | + | | bus speed = |
− | |microarch=Skylake | + | | bus rate = 8.0 GT/s |
− | |core name=Skylake U | + | | bus links = |
− | |core family= | + | | clock multiplier = 25 |
− | |core model= | + | | s-spec = SR2NS |
− | |core stepping= | + | | s-spec qs = |
− | |process=14 nm | + | | cpuid = |
− | |transistors= | + | |
− | |technology=CMOS | + | | microarch = Skylake |
− | |die area= | + | | platform = |
− | + | | chipset = | |
− | |die width= | + | | core name = Skylake U |
− | + | | core family = | |
− | |die | + | | core model = |
− | |word size=64 bit | + | | core stepping = |
− | |core count=2 | + | | process = 14 nm |
− | |thread count=4 | + | | transistors = |
− | |max cpus=1 | + | | technology = CMOS |
− | |max memory=32 GiB | + | | die area = <!-- XX mm² --> |
− | |v core | + | | die width = |
− | |v core | + | | die length = |
− | |tdp=15 W | + | | word size = 64 bit |
− | |ctdp down=7.5 W | + | | core count = 2 |
− | |ctdp down frequency=800 MHz | + | | thread count = 4 |
− | |ctdp up=25 W | + | | max cpus = 1 |
− | |ctdp up frequency=2,600 MHz | + | | max memory = 32 GiB |
− | |tjunc min=0 °C | + | | max memory addr = |
− | | | + | |
− | |tstorage min= | + | | electrical = Yes |
− | |tstorage max= | + | | v core = |
− | |package | + | | v core tolerance = |
+ | | v io = | ||
+ | | v io tolerance = | ||
+ | | sdp = | ||
+ | | tdp = 15 W | ||
+ | | tdp typical = | ||
+ | | ctdp down = 7.5 W | ||
+ | | ctdp down frequency = 800 MHz | ||
+ | | ctdp up = 25 W | ||
+ | | ctdp up frequency = 2,600 MHz | ||
+ | | temp min = | ||
+ | | temp max = | ||
+ | | tjunc min = | ||
+ | | tjunc max = | ||
+ | | tcase min = 0 °C | ||
+ | | tcase max = 100 °C | ||
+ | | tstorage min = | ||
+ | | tstorage max = | ||
+ | | tambient min = | ||
+ | | tambient max = | ||
+ | |||
+ | | packaging = Yes | ||
+ | | package 0 = FCBGA-1356 | ||
+ | | package 0 type = FCBGA | ||
+ | | package 0 pins = 1356 | ||
+ | | package 0 pitch = 0.65 mm | ||
+ | | package 0 width = 42 mm | ||
+ | | package 0 length = 24 mm | ||
+ | | package 0 height = 1.3 mm | ||
+ | | socket 0 = BGA-1356 | ||
+ | | socket 0 type = BGA | ||
}} | }} | ||
− | '''Core i7-6498DU''' is a {{arch|64}} [[dual | + | '''Core i7-6498DU''' is a {{arch|64}} [[dual core]] [[x86]] performance mobile [[microprocessor]] introduced by [[Intel]] in early 2016. This processor operates at base frequency of 2.5 GHz with a turbo frequency of 3.1 GHz for a single active core. The processor incorporates Intel's {{intel|HD Graphics 510}} [[GPU]] operating at 300 MHz with a boost frequency of 1.05 GHz. This model has a TDP of 15 W with a configurable TDP-up of 25 W (2.6 GHz) and a configurable TDP-down of 7.5 W (800 MHz). The chip is based on the {{intel|Skylake|l=arch}} [[microarchitecture]] and is manufactured on a [[14 nm process]]. |
== Cache == | == Cache == | ||
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
− | {{cache | + | {{cache info |
− | |||
|l1i cache=64 KiB | |l1i cache=64 KiB | ||
|l1i break=2x32 KiB | |l1i break=2x32 KiB | ||
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
+ | |l1i extra=(per core, write-back) | ||
|l1d cache=64 KiB | |l1d cache=64 KiB | ||
|l1d break=2x32 KiB | |l1d break=2x32 KiB | ||
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
− | |l1d | + | |l1d extra=(per core, write-back) |
|l2 cache=512 KiB | |l2 cache=512 KiB | ||
|l2 break=2x256 KiB | |l2 break=2x256 KiB | ||
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
− | |l2 | + | |l2 extra=(per core, write-back) |
|l3 cache=4 MiB | |l3 cache=4 MiB | ||
− | |l3 | + | |l3 desc=16-way set associative |
− | |l3 | + | |l3 extra=(shared) |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} |
Facts about "Core i7-6498DU - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-6498DU - Intel#package + and Core i7-6498DU - Intel#io + |
base frequency | 2,500 MHz (2.5 GHz, 2,500,000 kHz) + |
bus rate | 4,000 MT/s (4 GT/s, 4,000,000 kT/s) + |
bus type | OPI + |
clock multiplier | 25 + |
core count | 2 + |
core family | 6 + |
core model | 78 + |
core name | Skylake U + |
core stepping | D1 + |
core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + |
core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
designer | Intel + |
device id | 0x1906 + |
die area | 98.57 mm² (0.153 in², 0.986 cm², 98,570,000 µm²) + |
die count | 2 + |
die length | 10.3 mm (1.03 cm, 0.406 in, 10,300 µm) + |
die width | 9.57 mm (0.957 cm, 0.377 in, 9,570 µm) + |
family | Core i7 + |
first announced | September 1, 2015 + |
first launched | September 27, 2015 + |
full page name | intel/core i7/i7-6498du + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Hyper-Threading Technology +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Flex Memory Access +, Smart Response Technology +, My WiFi Technology +, Identity Protection Technology +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Turbo Boost Technology 2.0 +, OS Guard +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions + |
has intel enhanced speedstep technology | true + |
has intel flex memory access support | true + |
has intel identity protection technology support | true + |
has intel my wifi technology support | true + |
has intel secure key technology | true + |
has intel smart response technology support | true + |
has intel supervisor mode execution protection | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics 510 + |
integrated gpu base frequency | 300 MHz (0.3 GHz, 300,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 12 + |
integrated gpu max frequency | 1,050 MHz (1.05 GHz, 1,050,000 KHz) + |
integrated gpu max memory | 32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB) + |
is multi-chip package | true + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
last order | March 15, 2019 + |
last shipment | September 30, 2019 + |
ldate | September 27, 2015 + |
main image | + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB, 0.0313 TiB) + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 12 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Skylake + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | i7-6498DU + |
name | Core i7-6498DU + |
package | FCBGA-1356 + |
part number | FJ8066201930413 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 393.00 (€ 353.70, £ 318.33, ¥ 40,608.69) + |
s-spec | SR2NS + |
series | i7-6000 + |
smp max ways | 1 + |
supported memory type | DDR4-2133 +, LPDDR3-1866 + and DDR3L-1600 + |
tdp | 15 W (15,000 mW, 0.0201 hp, 0.015 kW) + |
tdp down | 7.5 W (7,500 mW, 0.0101 hp, 0.0075 kW) + |
tdp down frequency | 800 MHz (0.8 GHz, 800,000 kHz) + |
tdp up | 25 W (25,000 mW, 0.0335 hp, 0.025 kW) + |
tdp up frequency | 2,600 MHz (2.6 GHz, 2,600,000 kHz) + |
technology | CMOS + |
thread count | 4 + |
transistor count | 1,750,000,000 + |
turbo frequency (1 core) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |