From WikiChip
Editing intel/core i7/i7-4960hq
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Core i7-4960HQ}} | {{intel title|Core i7-4960HQ}} | ||
− | {{ | + | {{mpu |
| name = Intel Core i7-4960HQ | | name = Intel Core i7-4960HQ | ||
| image = | | image = | ||
Line 6: | Line 6: | ||
| no image = yes | | no image = yes | ||
| caption = | | caption = | ||
− | |||
| manufacturer = Intel | | manufacturer = Intel | ||
| model number = i7-4960HQ | | model number = i7-4960HQ | ||
| part number = CL8064701511001 | | part number = CL8064701511001 | ||
| market = Mobile | | market = Mobile | ||
− | | first announced = July 20, | + | | first announced = July 20, 2014 |
− | | first launched = September 1, | + | | first launched = September 1, 2014 |
| last order = May 22, 2015 | | last order = May 22, 2015 | ||
| last shipment = November 20, 2015 | | last shipment = November 20, 2015 | ||
Line 19: | Line 18: | ||
| locked = Yes | | locked = Yes | ||
| frequency = 2600 MHz | | frequency = 2600 MHz | ||
− | + | | turbo frequency = yes | |
| turbo frequency1 = 3800 MHz | | turbo frequency1 = 3800 MHz | ||
| turbo frequency2 = 3700 MHz | | turbo frequency2 = 3700 MHz | ||
Line 25: | Line 24: | ||
| turbo frequency4 = 3400 MHz | | turbo frequency4 = 3400 MHz | ||
| bus type = DMI 2.0 | | bus type = DMI 2.0 | ||
− | | bus speed | + | | bus speed = 5 GT/s |
− | |||
| clock multiplier = 26 | | clock multiplier = 26 | ||
| s-spec = SR1BS | | s-spec = SR1BS | ||
Line 40: | Line 38: | ||
| thread count = 8 | | thread count = 8 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 32 | + | | max memory = 32 GB |
− | |||
+ | | electrical = Yes | ||
| tdp = 47 W | | tdp = 47 W | ||
| temp max = 100 C | | temp max = 100 C | ||
− | |package | + | | packaging = Yes |
+ | | package = FCBGA1364 | ||
+ | | package type = FCBGA | ||
+ | | package pitch = | ||
+ | | package size = 37.5mm x 32mm x 1.65mm | ||
+ | | socket = BGA1364 | ||
+ | | socket type = BGA | ||
}} | }} | ||
The '''Intel Core i7-4960HQ''' is a [[quad core]] [[64-bit architecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[Intel Iris Pro 5200]] integrated graphic and features a large 128 MB [[L4$]] cache called {{intel|Crystal Well}}. | The '''Intel Core i7-4960HQ''' is a [[quad core]] [[64-bit architecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[Intel Iris Pro 5200]] integrated graphic and features a large 128 MB [[L4$]] cache called {{intel|Crystal Well}}. | ||
== Cache == | == Cache == | ||
− | |||
This specific microprocessor includes the [[has feature::Crystal Well]] cache. | This specific microprocessor includes the [[has feature::Crystal Well]] cache. | ||
{{cache info | {{cache info | ||
− | |l1i cache=128 | + | |l1i cache=128 KB |
− | |l1i break=4x32 | + | |l1i break=4x32 KB |
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
|l1i extra=(per core, write-back) | |l1i extra=(per core, write-back) | ||
− | |l1d cache=128 | + | |l1d cache=128 KB |
− | |l1d break=4x32 | + | |l1d break=4x32 KB |
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
|l1d extra=(per core, write-back) | |l1d extra=(per core, write-back) | ||
− | |l2 cache=1 | + | |l2 cache=1 MB |
− | |l2 break=4x256 | + | |l2 break=4x256 KB |
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
|l2 extra=(per core, write-back) | |l2 extra=(per core, write-back) | ||
− | |l3 cache=6 | + | |l3 cache=6 MB |
|l3 desc=12-way set associative | |l3 desc=12-way set associative | ||
|l3 extra=(shared) | |l3 extra=(shared) | ||
− | |l4 cache=128 | + | |l4 cache=128 MB |
|l4 desc=16-way set associative | |l4 desc=16-way set associative | ||
|l4 extra=(see {{intel|Crystal Well}}) | |l4 extra=(see {{intel|Crystal Well}}) | ||
Line 107: | Line 110: | ||
== Features == | == Features == | ||
− | {{ | + | {{mpu features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes |
Facts about "Core i7-4960HQ - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-4960HQ - Intel#package + |
base frequency | 2,600 MHz (2.6 GHz, 2,600,000 kHz) + |
bus rate | 5,000 MT/s (5 GT/s, 5,000,000 kT/s) + |
bus type | DMI 2.0 + |
clock multiplier | 26 + |
core count | 4 + |
core stepping | C0 + |
designer | Intel + |
family | Core i7 + |
first announced | July 20, 2013 + |
first launched | September 1, 2013 + |
full page name | intel/core i7/i7-4960hq + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has feature | Crystal Well +, integrated gpu +, Trusted Execution Technology +, Transactional Synchronization Extensions +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 + and Advanced Encryption Standard Instruction Set Extension + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has locked clock multiplier | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | Intel Iris Pro Graphics 5200 + |
integrated gpu base frequency | 200 MHz (0.2 GHz, 200,000 KHz) + |
integrated gpu max frequency | 1,300 MHz (1.3 GHz, 1,300,000 KHz) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
l4$ description | 16-way set associative + |
l4$ size | 128 MiB (131,072 KiB, 134,217,728 B, 0.125 GiB) + |
last order | May 22, 2015 + |
last shipment | November 20, 2015 + |
ldate | September 1, 2013 + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB, 0.0313 TiB) + |
max operating temperature | 100 C + |
microarchitecture | Haswell + |
model number | i7-4960HQ + |
name | Intel Core i7-4960HQ + |
package | FCBGA-1364 + |
part number | CL8064701511001 + |
platform | Shark Bay + |
process | 22 nm (0.022 μm, 2.2e-5 mm) + |
s-spec | SR1BS + |
smp max ways | 1 + |
tdp | 47 W (47,000 mW, 0.063 hp, 0.047 kW) + |
thread count | 8 + |
turbo frequency (1 core) | 3,800 MHz (3.8 GHz, 3,800,000 kHz) + |
turbo frequency (2 cores) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
turbo frequency (3 cores) | 3,600 MHz (3.6 GHz, 3,600,000 kHz) + |
turbo frequency (4 cores) | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |