From WikiChip
Editing intel/core i5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 473: | Line 473: | ||
</table> | </table> | ||
{{comp table end}} | {{comp table end}} | ||
+ | |||
+ | == 8th Generation (Kaby Lake Refresh) == | ||
+ | {{main|intel/microarchitectures/kaby lake|l1=Kaby Lake Microarchitecture}}[[File:8th gen core i5 logo.png|right|150px]] | ||
+ | === Mobile === | ||
+ | In August [[2017]] Intel introduced 8th generation mobile Core i5 processors. Contrary to their namesake, those initial chips were still based on the same {{intel|Kaby Lake|l=arch}} microarchitecture as 7th generation. Those new microprocessors do bring some considerable performance increase in both [[single thread]] and more significantly in [[multi-threaded]] applications due to Intel doubling the number of [[physical core|cores]] from [[dual-core|2]] to [[quad-core|4]] while maintaining roughly the same price as previous generation. All mobile models still use soldered {{intel|BGA-1356}} socket and as with previous generation, those new mobile Core i5 chip also have {{intel|Hyper-Threading}} enabled, providing 8 threads for all models. | ||
+ | |||
+ | * '''TDP:''' 15 W | ||
+ | * '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, and AVX2) | ||
+ | * '''Tech:''' {{intel|SpeedStep}}, {{intel|Speed Shift}}, {{intel|Turbo Boost}} 2.0, {{intel|VT-x}}, {{intel|VT-d}}/{{intel|EPT}}, {{intel|TSX}}, {{intel|Flex Memory}}, {{intel|Smart Response}}, {{intel|My WiFi}}, Software Guard ({{intel|SGX}}), Memory Protection ({{intel|MPX}}), {{intel|OS Guard}}, {{intel|Secure Key}} | ||
+ | <!-- NOTE: | ||
+ | This table is generated automatically from the data in the actual articles. | ||
+ | If a microprocessor is missing from the list, an appropriate article for it needs to be | ||
+ | created and tagged accordingly. | ||
+ | |||
+ | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
+ | --> | ||
+ | {{comp table start}} | ||
+ | <table class="comptable sortable tc4 tc5"> | ||
+ | <tr class="comptable-header"><th> </th><th colspan="11">List of Kaby Lake Refresh-based Core i5 Mobile Processors</th></tr> | ||
+ | <tr class="comptable-header"><th> </th><th colspan="8">Main processor</th><th colspan="3">IGP</th></tr> | ||
+ | {{comp table header 1|cols=Price, Launched, Cores, Threads, Frequency, Turbo, TDP, Max Mem, Name, Freq, Turbo}} | ||
+ | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Core i5]] [[microarchitecture::Kaby Lake]] [[market segment::Mobile]] [[core name::Kaby Lake R]] | ||
+ | |?full page name | ||
+ | |?model number | ||
+ | |?release price | ||
+ | |?first launched | ||
+ | |?core count | ||
+ | |?thread count | ||
+ | |?base frequency#GHz | ||
+ | |?turbo frequency (1 core)#GHz | ||
+ | |?tdp | ||
+ | |?max memory#GiB | ||
+ | |?integrated gpu | ||
+ | |?integrated gpu base frequency#MHz | ||
+ | |?integrated gpu max frequency#GHz | ||
+ | |format=template | ||
+ | |template=proc table 3 | ||
+ | |userparam=13 | ||
+ | |mainlabel=- | ||
+ | }} | ||
+ | {{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Core i5]] [[microarchitecture::Kaby Lake]] [[market segment::Mobile]] [[core name::Kaby Lake R]]}} | ||
+ | </table> | ||
+ | {{comp table end}} | ||
+ | |||
== 8th Generation == | == 8th Generation == |
Facts about "Core i5 - Intel"
designer | Intel + |
first announced | June 17, 2009 + |
first launched | September 2009 + |
full page name | intel/core i5 + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Nehalem +, Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Skylake +, Kaby Lake +, Coffee Lake + and Ice Lake + |
name | Intel Core i5 + |
package | FCBGA-1440 +, FCBGA-1364 +, FCBGA-1288 +, FCBGA-1168 +, FCLGA-1155 +, FCLGA-1151 +, FCLGA-1150 +, FCBGA-1023 +, FCPGA-988 + and FCPGA-946 + |
process | 45 nm (0.045 μm, 4.5e-5 mm) +, 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-1151 +, LGA-1150 +, LGA-1155 +, LGA-1156 +, Socket G1 +, Socket G2 + and Socket G3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |